

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
Speed	180MHz, 200MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	152KB (152K x 8)
Program Memory Type	FLASH, PRAM
EEPROM Size	•
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 34x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch128mp506-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



REGISTER 3-24: TRISX: OUTPUT ENABLE FOR PORTX REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			TRIS	x<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			TRIS	Sx<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read				ad as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 **TRISx<15:0**: Output Enable for PORTx bits 1 = LATx[n] is not driven on the PORTx[n] pin

0 = LATx[n] is driven on the PORTx[n] pin

REGISTER 3-25: PORTX: INPUT DATA FOR PORTX REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	PORTx<15:8>								
bit 15							bit 8		
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
			PORT	x<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is				x = Bit is unk	nown				

bit 15-0 **PORTx<15:0>:** PORTx Data Input Value bits

3.6.4 INPUT CHANGE NOTIFICATION (ICN)

The Input Change Notification function of the I/O ports allows the dsPIC33CH128MP508 family devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States, even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State. Five control registers are associated with the Change Notification (CN) functionality of each I/O port. To enable the Change Notification feature for the port, the ON bit (CNCONx<15>) must be set.

The CNEN0x and CNEN1x registers contain the CN interrupt enable control bits for each of the input pins. The setting of these bits enables a CN interrupt for the corresponding pins. Also, these bits, in combination with the CNSTYLE bit (CNCONx<11>), define a type of transition when the interrupt is generated. Possible CN event options are listed in Table 3-29.

TABLE 3-29:CHANGE NOTIFICATION
EVENT OPTIONS

CNSTYLE Bit (CNCONx<11>)	CNEN1x Bit	CNEN0x Bit	Change Notification Event Description
0	Does not matter	0	Disabled
0	Does not matter	1	Detects a mismatch between the last read state and the current state of the pin
1	0	0	Disabled
1	0	1	Detects a positive transition only (from '0' to '1')
1	1	0	Detects a negative transition only (from '1' to '0')
1	1	1	Detects both positive and negative transitions

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit. In addition to the CNSTATx register, the CNFx register is implemented for each port. This register contains flags for Change Notification events. These flags are set if the valid transition edge, selected in the CNEN0x and CNEN1x registers, is detected. CNFx stores the occurrence of the event. CNFx bits must be cleared in software to get the next Change Notification interrupt. The CN interrupt is generated only for the I/Os configured as inputs (corresponding TRISx bits must be set).

Note:	Pull-ups and pull-downs on Input Change							
	Notification pins should always be							
	disabled when the port pin is configured							
	as a digital output.							

3.6.5 PERIPHERAL PIN SELECT (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features, while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

3.6.6 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, "RPn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions.

3.6.7 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. One example includes I²C modules. A similar requirement excludes all modules with analog inputs, such as the A/D Converter (ADC)

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

TABLE 3-34: PORTA REGISTER SUMMARY

ANSELA	—				—		—					ANSELA<4:0>		
TRISA	_	—	—	_	—		—	_	_	_	_	TRISA<4:0>		
PORTA	—	—	—	—	—		—	_	_	_	_	RA<4:0>		
LATA	—	—	—	—	—		—	_		_	_	LATA<4:0>		
ODCA	—	_	—	—	—		—	_		_	_	ODCA<4:0>		
CNPUA	—	—	—	—	—		—	_	_	_	_	CNPUA<4:0>		
CNPDA	—	—	—	—	—		—	_		_	_	CNPDA<4:0>		
CNCONA	ON	—	—	—	CNSTYLE		—	_		_	_			
CNEN0A	—	—	—	_	—		—	_		_	_	CNEN0A<4:0>		
CNSTATA	—	—	—	_	—		—	_		_	_	CNSTATA<4:0>		
CNEN1A	_	_	_		_	_	_	_	_	_	_	CNEN1A<4:0>		
CNFA	_	—	_	_	_	_	—	_	_	_	_	CNFA<4:0>		

TABLE 3-35: PORTB REGISTER SUMMARY

ANSELB	_	—	—	_	_	_	A	NSELB<9:7	>	_	_	_		ANSEL	B<3:0>	
TRISB		TRISB<15:0>														
PORTB		RB<15:0>														
LATB		LATB<15:0>														
ODCB	ODCB<15:0>															
CNPUB	CNPUB<15:0>															
CNPDB							CN	PDB<15:0>								
CNCONB	ON	—	_	_	CNSTYLE	_	_	—	—			_	_	_	_	_
CNEN0B							CN	EN0<15:0>								
CNSTATB	CNSTATB<15:0>															
CNEN1B	CNEN1B<15:0>															
CNFB	CNFB<15:0>															

-n = Value at POR '1' = Bit is set '0' = I			'0' = Bit is cleared x = Bit is unknown					
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
Legend:								
bit 7			•			•	bit 0	
—	—	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit 15				•		•	bit 8	
—	—	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

REGISTER 3-72: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP41R<5:0>: Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 3-33 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
hit E O	PD40P<5:0 , Deripheral Output Eurotian in Assigned to PD40 Output Bin hits

bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 3-33 for peripheral function numbers)

REGISTER 3-73: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0	
bit 15		•		·			bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0	
bit 7				·			bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
L								

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP43R<5:0>:** Peripheral Output Function is Assigned to RP43 Output Pin bits (see Table 3-33 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP42R<5:0>:** Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 3-33 for peripheral function numbers)

REGISTER 3-191: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0L	IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	_IM<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bit		U = Unimplen	nented bit, read	l as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits This register is used to specify the loop count for the PTGJMPC0 Step command or as a Limit register for the General Purpose Counter 0.

Note 1: These bits are read-only when the module is executing Step commands.

REGISTER 3-192: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC1LI	M<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC1L	IM<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PTGC1LIM<15:0>: PTG Counter 1 Limit Register bits

This register is used to specify the loop count for the PTGJMPC1 Step command or as a Limit register for the General Purpose Counter 1.

Note 1: These bits are read only when the module is executing step commands.

Register	Address	All Resets	Register	Address	All Resets	Register	Address	All Resets
High-Speed P	WM (Cont	inued)	PG6CLPCIL	44A	00000000000000000	PG7DC	492	00000000000000000
PG5CONL	402	0-00000000000000	PG6CLPCIH	44C	0000-00000000000	PG7DCA	494	00000000
PG5CONH	404	000-0000000000	PG6FFPCIL	44E	000000000000000000	PG7PER	496	000000000000000000
PG5STAT	406	00000000000000000	PG6FFPCIH	450	0000-00000000000	PG7TRIGA	498	000000000000000000
PG5IOCONL	408	00000000000000000	PG6SPCIL	452	000000000000000000	PG7TRIGB	49A	000000000000000000
PG5IOCONH	40A	-0000-000000	PG6SPCIH	454	0000-00000000000	PG7TRIGC	49C	000000000000000000
PG5EVTL	40C	000000000000	PG6LEBL	456	000000000000000000000000000000000000000	PG7DTL	49E	000000000000000
PG5EVTH	40E	00000000000000	PG6LEBH	458	0000000	PG7DTH	4A0	000000000000000
PG5FPCIL	410	00000000000000000	PG6PHASE	45A	000000000000000000000000000000000000000	PG7CAP	4A2	000000000000000000000000000000000000000
PG5FPCIH	412	0000-00000000000	PG6DC	45C	000000000000000000000000000000000000000	PG8CONL	4A4	0-000000000000000
PG5CLPCIL	414	00000000000000000	PG6DCA	45E	00000000	PG8CONH	4A6	000-0000000000
PG5CLPCIH	416	0000-00000000000	PG6PER	460	000000000000000000000000000000000000000	PG8STAT	4A8	000000000000000000000000000000000000000
PG5FFPCIL	418	00000000000000000	PG6TRIGA	462	000000000000000000000000000000000000000	PG8IOCONL	4AA	000000000000000000000000000000000000000
PG5FFPCIH	41A	0000-00000000000	PG6TRIGB	464	000000000000000000000000000000000000000	PG8IOCONH	4AC	-0000-000000
PG5SPCIL	41C	00000000000000000	PG6TRIGC	466	000000000000000000000000000000000000000	PG8EVTL	4AE	0000000000000
PG5SPCIH	41E	0000-00000000000	PG6DTL	468	000000000000000	PG8EVTH	4B0	00000000000000
PG5LEBL	420	00000000000000000	PG6DTH	46A	000000000000000	PG8FPCIL	4B2	000000000000000000
PG5LEBH	422	0000000	PG6CAP	46C	000000000000000000000000000000000000000	PG8FPCIH	4B4	0000-00000000000
PG5PHASE	424	00000000000000000	PG7CONL	46E	0-000000000000000	PG8CLPCIL	4B6	000000000000000000
PG5DC	426	00000000000000000	PG7CONH	470	000-0000000000	PG8CLPCIH	4B8	0000-00000000000
PG5DCA	428	00000000	PG7STAT	472	000000000000000000000000000000000000000	PG8FFPCIL	4BA	000000000000000000
PG5PER	42A	00000000000000000	PG7IOCONL	474	000000000000000000000000000000000000000	PG8FFPCIH	4BC	0000-00000000000
PG5TRIGA	42C	00000000000000000	PG7IOCONH	476	-00000-000000	PG8SPCIL	4BE	000000000000000000
PG5TRIGB	42E	00000000000000000	PG7EVTL	478	0000000000000	PG8SPCIH	4C0	0000-00000000000
PG5TRIGC	430	00000000000000000	PG7EVTH	47A	00000000000000	PG8LEBL	4C2	000000000000000000
PG5DTL	432	000000000000000	PG7FPCIL	47C	000000000000000000000000000000000000000	PG8LEBH	4C4	0000000
PG5DTH	434	000000000000000	PG7FPCIH	47E	0000-00000000000	PG8PHASE	4C6	000000000000000000
PG5CAP	436	000000000000000000000000000000000000000	PG7CLPCIL	480	000000000000000000000000000000000000000	PG8DC	4C8	000000000000000000
PG6CONL	438	0-00000000000000	PG7CLPCIH	482	0000-0000000000	PG8DCA	4CA	00000000
PG6CONH	43A	000-0000000000	PG7FFPCIL	484	000000000000000000000000000000000000000	PG8PER	4CC	000000000000000000000000000000000000000
PG6STAT	43C	00000000000000000	PG7FFPCIH	486	0000-00000000000	PG8TRIGA	4CE	000000000000000000
PG6IOCONL	43E	00000000000000000	PG7SPCIL	488	000000000000000000000000000000000000000	PG8TRIGB	4D0	000000000000000000
PG6IOCONH	440	-0000-000000	PG7SPCIH	48A	0000-00000000000	PG8TRIGC	4D2	000000000000000000
PG6EVTL	442	000000000000	PG7LEBL	48C	000000000000000000000000000000000000000	PG8DTL	4D4	000000000000000
PG6EVTH	444	0000000000000	PG7LEBH	48E	0000000	PG8DTH	4D6	000000000000000
PG6FPCIL	446	000000000000000000000000000000000000000	PG7PHASE	490	000000000000000000000000000000000000000	PG8CAP	4D8	000000000000000000000000000000000000000
PG6FPCIH	448	0000-00000000000						

TABLE 4-7: SLAVE SFR BLOCK 400h

Legend: x = unknown or indeterminate value; "-" = unimplemented bits. Address and Reset values are in hexadecimal and binary, respectively.

4.3 Slave PRAM Program Memory

- Note 1: This data sheet summarizes the features of the dsPIC33CH128MP508 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Dual Partition Flash Program Memory" (DS70005156) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - 2: Though the reference to the chapter is "Dual Partition Flash Program Memory" (DS70005156), the program memory for the Slave code is PRAM. Therefore, after each POR, the Master will have to reload the content of the Slave PRAM.

The dsPIC33CH128MP508S1 family devices contain internal PRAM program memory for storing and executing application code. The PRAM program memory array is organized into rows of 128 instructions or 64 double instruction words. Though the PRAM is volatile, it is writable during normal operation over the entire VDD range.

PRAM memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- Master to Slave Image Loading (MSIL)

ICSP allows for a dsPIC33CH128MP508S1 family device to be serially programmed in the application circuit. Since the Slave PRAM is volatile, Slave PRAM ICSP programming is supported only as a development and debugging feature.

RTSP allows the Slave PRAM user application code to update itself during run time. This feature is capable of writing a single program memory word (two instructions) or an entire row as needed.

Master to Slave Image Loading allows the Master user code to load the Slave PRAM at run time. A Slave PRAM compatible image is stored in Master Flash memory. At run time, the Master user code is responsible for loading and verifying the contents of the Slave PRAM.

Note:	In an actual application mode, the Slave
	PRAM is loaded by the Master, so the
	ICSP mode of PRAM operation is valid
	only for the Debug mode during the code
	development.

4.3.1 PRAM PROGRAMMING OPERATIONS

For ICSP and RTSP programming of the Slave PRAM, TBLWTL and TBLWTH instructions are used to write to the NVM write latches. An NVM write operation then writes the contents of both latches to the PRAM, starting at the address defined in the NVMADR and NVMADRU registers.

For Master to Slave Image Loading (MSIL) of the Slave PRAM, the Master user code is responsible for transferring the Slave image contents stored in the Master Flash to the Slave PRAM. The LDSLV instruction is used along with the DSRPAG and DSWPAG registers to transfer a single 24-bit instruction to the Slave PRAM.

The VFSLV instruction allows the Master user code to verify that the PRAM has been loaded correctly.

Note: Master to Slave Image Loading is the only supported method for programming the Slave PRAM in a final user application.

Regardless of the method used to program the PRAM, a few basic requirements should be met:

- A full 48-bit double instruction word should always be programmed to a PRAM location. Either instruction may simply be a NOP to fulfill this requirement. This ensures a valid ECC value is generated for each pair of instructions written.
- Assuming the above step is followed, the last 24-bit location in implemented program space, or prior to any unprogrammed region in program space, should never be executed. The penultimate instruction in either case must contain a program flow change instruction, such as a RETURN or a BRA instruction.

4.3.5 ERROR CORRECTING CODE (ECC)

In order to improve program memory performance and durability, the devices include Error Correcting Code (ECC) functionality as an integral part of the PRAM memory controller. ECC can determine the presence of single bit errors in program data, including which bit is in error, and correct the data automatically without user intervention. ECC cannot be disabled.

When data is written to program memory, ECC generates a 7-bit Hamming code parity value for every two (24-bit) instruction words. The data is stored in blocks of 48 data bits and seven parity bits; parity data is not memory-mapped and is inaccessible. When the data is read back, the ECC calculates the parity on it and compares it to the previously stored parity value. If a parity mismatch occurs, there are two possible outcomes:

- Single bit error has occurred and has been automatically corrected on readback.
- Double-bit error has occurred and the read data is not changed.

Single bit error occurrence can be identified by the state of the ECCSBEIF bit (IFS0<13>). An interrupt can be generated when the corresponding interrupt enable bit is set, ECCSBEIE (IEC0<13>). The ECCSTATL register contains the parity information for single bit errors. The SECOUT<7:0> bits field contains the expected calculated SEC parity and the SECIN<7:0> bits contain the actual value from a PRAM read operation. The SECSYNDx bits (ECCSTATH<7:0>) indicate the bit position of the single bit error within the 48-bit pair of instruction words. When no error is present, SECINx equals SECOUTx and SECSYNDx is zero.

Double-bit errors result in a generic hard trap. The ECCDBE bit (INTCON4<1>) will set to identify the source of the hard trap. If no Interrupt Service Routine is implemented for the hard trap, a device Reset will also occur. The ECCSTATH register contains double-bit error status information. The DEDOUT bit is the expected calculated DED parity and DEDIN is the actual value from a Flash read operation. When no error is present, DEDIN equals DEDOUT.

4.3.5.1 ECC FAULT INJECTION

To test Fault handling, an EEC error can be generated. Both single and double-bit errors can be generated in both the read and write data paths. Read path Fault injection first reads the Flash data and then modifies it prior to entering the ECC logic. Write path Fault injection modifies the actual data prior to it being written into the target PRAM and will cause an EEC error on a subsequent Flash read. The following procedure is used to inject a Fault:

- 1. Load the Flash target address into the ECCADDR register.
- Select 1st Fault bit determined by FLT1PTRx (ECCCONH<7:0>). The target bit is inverted to create the Fault.
- If a double Fault is desired, select the 2nd Fault bit determined by FLT2PTRx (ECCCONH<15:8>), otherwise set to all '1's.
- 4. Write the NVMKEY unlock sequence.
- 5. Enable the ECC Fault injection logic by setting FLTINJ bit (ECCCONL<0>).
- 6. Perform a read or write to the Flash target address.

4.3.6 CONTROL REGISTERS

Six SFRs are used to support ICSP and RTSP PRAM write operations: NVMCON, NVMKEY, NVMADR, NVMADRU, NVMSRCADRL and NVMSRCADRH.

The NVMCON register (Register 4-4) selects the operation to be performed (double-word write or row write) and initiates the program cycle.

NVMKEY (Register 4-7) is a write-only register that is used for write protection. To start a programming sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word/row for programming operation. The NVMADRU register is used to hold the upper eight bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

For row programming (RTSP operation only), data to be written to the Slave PRAM is written into Slave data memory space (RAM) at an address defined by the NVMSRCADRL/H registers (location of first element in row programming data).

For Master to Slave image loading, the DSRPAG and DSWPAG SFR registers are used in conjunction with the Ws and Wd Working registers to create the source and destination addresses for LDSLV and VFSLV instruction operations.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		RP61R5	RP61R4	RP61R3	RP61R2	RP61R1	RP61R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP60R5	RP60R4	RP60R3	RP60R2	RP60R1	RP60R0
bit 7							bit 0

REGISTER 4-74: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP61R<5:0>: Peripheral Output Function is Assigned to S1RP61 Output Pin bits (see Table 4-31 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP60R<5:0>: Peripheral Output Function is Assigned to S1RP60 Output Pin bits (see Table 4-31 for peripheral function numbers)

REGISTER 4-75: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP63R5	RP63R4	RP63R3	RP63R2	RP63R1	RP63R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP62R5	RP62R4	RP62R3	RP62R2	RP62R1	RP62R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP63R<5:0>:** Peripheral Output Function is Assigned to S1RP63 Output Pin bits (see Table 4-31 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP62R<5:0>:** Peripheral Output Function is Assigned to S1RP62 Output Pin bits (see Table 4-31 for peripheral function numbers)

5.0 MASTER SLAVE INTERFACE (MSI)

Note 1: This data sheet summarizes the features of the dsPIC33CH128MP508 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Master Slave Interface (MSI) Module" (DS70005278) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Master Slave Interface (MSI) module is a bridge between the Master and a Slave processor system, each of which operates within independent clock domains. The Master and Slave have their own registers to communicate between the MSI modules; the Master MSI registers are located in the Master SFR space and the Slave MSI registers are in the Slave SFR space. The Master Slave Interface (MSI) includes these characteristics:

- 16 Unidirectional Data Mailbox Registers:
 - Direction of each Mailbox register is fuse-selectable
 - Byte and word-addressable
- Eight Mailbox Data Flow Control Protocol Blocks:
 - Individual fuse enables
 - Write port active; read port passive (i.e., no read data request required)
 - Automatic, interrupt driven (or polled), data flow control mechanism across MSI clock boundary
 - Fuse assignable to any of the Mailbox registers, supports any length data buffers (up to the number of available Mailbox registers)
 - DMA transfer compatible
- Master to Slave and Slave to Master Interrupt Request with Acknowledge Data Flow Control
- Optional (parameterized) 2-Channel FIFO Memory Structure
- Parameterized Depth (between 16 and 32 words):
 - One read and one write channel
 - Circular operation with empty and full status, and interrupts
 - Overflow/underflow detection with interrupts to Master core and Slave core
 - Interrupt-based, software polled or DMA transfer compatible

- Master and Slave Processor Cross-Boundary Control and Status:
 - Readable operating mode status for both processors
 - Slave enable from Master (subject to satisfying a hardware write interlock sequencer)
 - Master interrupt when Slave is reset during code execution
 - Slave interrupt when Master is reset during code execution
- Optional (fuse) Decoupling of Master and Slave Resets; POR/BOR/MCLR always Resets Master and Slave; Influence of Remaining Run-Time Resets on the Slave Enable is Fuse-Programmable

5.1 Master MSI Control Registers

The following registers are associated with the Master MSI module and are located in the Master SFR space.

- Register 5-1: MSI1CON
- Register 5-2: MSI1STAT
- Register 5-3: MSI1KEY
- Register 5-4: MSI1MBXS
- Register 5-5: MSI1MBXnD
- Register 5-6: MSI1FIFOCS
- Register 5-7: MRSWFDATA
- Register 5-8: MWSRFDATA

U-0	U-0	U-0	U-0	r-0	r-0	r-0	r-0
_	_	_	_	_	_		_
bit 15	÷			·			bit 8
R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0
			APLLF	BDIV<7:0>			
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read a	as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15-12	Unimpleme	nted: Read as '	0'				
bit 11-8	Reserved: N	//aintain as '0'					
bit 7-0	APLLFBDIV	/<7:0>: APLL Fe	eedback Divid	er bits			
	11111111 =	Reserved					
		- 200 maximum	(1)				
	10010110 =	= 150 (default)					
	 00010000 =	= 16 minimum ⁽¹⁾					
	 00000010 =	Reserved					
	00000001 =	Reserved					
	00000000 =	Reserved					

REGISTER 6-7: APLLFBD1: APLL FEEDBACK DIVIDER REGISTER (MASTER)

Note 1: The allowed range is 16-200 (decimal). The rest of the values are reserved and should be avoided. The power-on default feedback divider is 150 (decimal) with an 8 MHz FRC input clock; the VCO frequency is 1.2 GHz.

REGISTER	7-2: PMD1	: MASTER P	ERIPHERAL	MODULE DIS	ABLE 1 CO	NTROL REGI	STER LOW				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
_	—	_	—	T1MD	QEIMD	PWMMD	—				
bit 15	•	•	·			•	bit 8				
	DAMA			DANO		DAMA	DAMA				
R/W-U			R/W-U	R/W-U	0-0	R/W-U					
bit 7	UZIVID	UTIVID	SFIZIVID	SETTIVID		CIMD	ADC TMD				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		ʻ0' = Bit is clea	red	x = Bit is unkr	nown				
bit 15-12	Unimplemen	ted: Read as '	0'								
bit 11	T1MD: Timer	1 Module Disat	ole bit								
	1 = Timer1 m 0 = Timer1 m	odule is disable	ed •d								
bit 10		Module Disable	e bit								
	1 = QEI module is disabled										
	0 = QEI module is enabled										
bit 9	PWMMD: PW	/M Module Disa	able bit								
	1 = PWM mod 0 = PWM mod	dule is disabled dule is enabled	l I								
bit 8	Unimplemen	ted: Read as '	0'								
bit 7	I2C1MD: I2C ²	1 Module Disat	ole bit								
	$1 = 12C1 \mod 0 = 12C1 \mod 1$	ule is disabled									
bit 6	U2MD: UART	2 Module Disa	ble bit								
2.1.0	1 = UART2 m	odule is disabl	ed								
bit 5											
	1 = UART1 module is disabled										
	0 = UART1 m	odule is enable	ed								
bit 4	SPI2MD: SPI2 Module Disable bit										
	1 = SPI2 module is disabled 0 = SPI2 module is enabled										
bit 3	SPI1MD: SPI	SPI1MD: SPI1 Module Disable bit									
	1 = SPI1 module is disabled										
hit 2											
bit 1		Module Diesh	u le hit								
	1 = CAN1 mo	dule is disable	d								
	0 = CAN1 mo	dule is enabled	- k								
bit 0	ADC1MD: AD	C Module Disa	able bit								
	$1 = ADC \mod 0 = ADC \mod 1$	ule is disabled ule is enabled									

TABLE 7-2: MASTER PMD REGISTERS

Register	Bit 15	Bit14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PMDCONL	—	—	—	—	PMDLOCK		—	—		—	—			—	—	_
PMD1	_	_	—	_	T1MD	QEIMD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	C1MD	ADC1MD
PMD2	—	_	_	_	_		_	—	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
PMD3	—	—	—	—	—	-	—	—	CRCMD	—	—	_	_	—	I2C2MD	_
PMD4	_	_	—	_	—	_	—	—	_	_	—	_	REFOMD	_	_	_
PMD6	_	_	DMA5MD	DMA4MD	DMA3MD	DMA2MD	DMA1MD	DMA0MD		_	_		_	_	_	_
PMD7	_	_	—	_	—	_	—	CMP1MD	_	_	—	_	PTGMD	_	_	_
PMD8	_	_	—	SENT2MD	SENT1MD	_	—	—	_	_	CLC4MD	CLC3MD	CLC2MD	CLC1MD	BIASMD	_

TABLE 7-3: SLAVE PMD REGISTERS

Register	Bit 15	Bit14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PMDCON	_	_	_	—	PMDLOCK	—	—	_	_	—	—	—	—	—	—	—
PMD1	_	_	_	—	T1MD	QEIMD	PWMMD	_	I2C1MD	—	U1MD	_	SPI1MD	_		ADC1MD
PMD2	_	_	-	_	_	_	_	_	_	_	_	_	CCP4MD	CCP3MD	CCP2MD	CCP1MD
PMD4	_	_	_	_	—	—	—	_	_	_	_	—	REFOMD	_	_	—
PMD6	_	_	_	_	—	—	DMA1MD	DMA0MD	_	_	_	—	_	_	_	—
PMD7	_	_	-	_	_	CMP3MD	CMP2MD	CMP1MD	_	_	_	_	_	_	PGA1MD	_
PMD8	_	PGA3MD	_	_	_	PGA2MD	_	_	_	_	CLC4MD	CLC3MD	CLC2MD	CLC1MD		_

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1			
—	—	—	—	_	—	—				
bit 23							bit 16			
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1			
—	—	—	_	_	_	—				
bit 15							bit 8			
U-1	U-1	r-1	r-1	U-1	U-1	U-1	U-1			
_	—	—	_	_	—	—				
bit 7							bit 0			
Legend:		PO = Program	n Once bit	r = Reserved bit						
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				

REGISTER 21-7: FPOR CONFIGURATION REGISTER

bit 23-6 Unimplemented: Read as '1'

bit 5-4 **Reserved:** Maintain as '1'

bit 3-0 Unimplemented: Read as '1'

DEVID<7:0>	Device Name	Core				
Devices with CAN FD						
0x40	dsPIC33CH64MP502	Master				
0xC0	dsPIC33CH64MP502S1	Slave				
0x50	dsPIC33CH128MP502	Master				
0xD0	dsPIC33CH128MP502S1	Slave				
0x41	dsPIC33CH64MP503	Master				
0xC1	dsPIC33CH64MP503S1	Slave				
0x51	dsPIC33CH128MP503	Master				
0xD1	dsPIC33CH128MP503S1	Slave				
0x42	dsPIC33CH64MP505	Master				
0xC2	dsPIC33CH64MP505S1	Slave				
0x52	dsPIC33CH128MP505	Master				
0xD2	dsPIC33CH128MP505S1	Slave				
0x43	dsPIC33CH64MP506	Master				
0xC3	dsPIC33CH64MP506S1	Slave				
0x53	dsPIC33CH128MP506	Master				
0xD3	dsPIC33CH128MP506S1	Slave				
0x44	dsPIC33CH64MP508	Master				
0xC4	dsPIC33CH64MP508S1	Slave				
0x54	dsPIC33CH128MP508	Master				
0xD4	dsPIC33CH128MP508S1	Slave				

TABLE 21-5: DEVICE VARIANTS

REGISTER 21-37: RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
TRAPR	IOPUWR	_		_		CM	VREGS			
bit 15							bit 8			
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1			
EXTR	SWR		WDTO	SLEEP	IDLE	BOR	POR			
bit 7	b									
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
1.11.45										
bit 15		Reset Flag bit	o occurred							
	$1 = A \operatorname{Trap} Co$ $0 = A \operatorname{Trap} Co$	onflict Reset ha	s occurred s not occurred	ł						
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized V	V Register Acce	ess Reset Flad	a bit				
	1 = An illegal	opcode detect	ion, an illegal a	address mode o	r Uninitialized	, W register used	d as an Address			
	Pointer c	aused a Reset	:::::							
hit 12 10	0 = An Illega	I Opcode or Un	initialized vv r	egister Reset n	as not occurre	D				
DIL 13-10		red: Read as) Elog bit							
DIL 9	1 = A Configure	ration Mismatch	h Reset has o	occurred						
	0 = A Configu	ration Mismato	h Reset has n	ot occurred						
bit 8	VREGS: Volta	age Regulator S	Standby During	g Sleep bit						
	1 = Voltage re	egulator is activ	e during Sleep	p						
	0 = Voltage re	egulator goes ir	nto Standby m	ode during Slee	ер					
bit 7	EXTR: Extern	al Reset (MCL	R) Pin bit							
	1 = A Master 0 = A Master	Clear (pin) Res	set has occurre	ed curred						
bit 6	SWR: Softwa	re RESET (instr	ruction) Flag b	it						
	$1 = \mathbf{A} \text{ RESET}$	instruction has	been execute	d						
	0 = A RESET	instruction has	not been exec	cuted						
bit 5	Unimplemen	ted: Read as '	י)							
bit 4	WDTO: Watc	hdog Timer Tin	ne-out Flag bit							
	1 = WDT time	e-out has occur	red							
hit 2		e-out has not of								
DIL S	1 = Device wat	e from Sleep Fl as in Sleen mo	ag bil de							
	0 = Device wa	as not in Sleep	mode							
bit 2	IDLE: Wake f	rom Idle Flag b	it							
	1 = Device wa	as in Idle mode								
	0 = Device wa	as not in Idle m	ode							
bit 1	BOR: Brown-	out Reset Flag	bit							
	1 = Brown-ou 0 = Brown-ou	t Reset has oc	curred							

Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

21.9 JTAG Interface

The dsPIC33CH128MP508 family devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface will be provided in future revisions of this document.

Note:	Refer to "Programming and Diagnostics"
	(DS70608) in the "dsPIC33/PIC24 Family
	Reference Manual" for further information on
	usage, configuration and operation of the
	JTAG interface.

21.10 In-Circuit Serial Programming™ (ICSP™)

The dsPIC33CH128MP508 family devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33CH128MP508 Family Flash Programming Specification" (DS70005285) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGC1 and PGD1
- PGC2 and PGD2
- PGC3 and PGD3

Note: Both Master core and Slave core can be used with MPLAB[®] ICD to debug at the same time. There are PGCx and PGDx pins dedicated for the Master core and Slave core (S1PGCx and S1PGDx) to make this possible. MCLR is the same for programming the Master core and the Slave core. S1MCLRx is used only when the Master and Slave are debugged simultaneously.

21.11 In-Circuit Debugger

When MPLAB[®] ICD 3 or the REAL ICE[™] emulator is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGCx (Emulation/Debug Clock) and PGDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGC1 and PGD1 Master Debug or Slave Debug
- PGC2 and PGD2 Master Debug or Slave Debug
- PGC3 and PGD3 Master Debug or Slave Debug for debugging Master and Slave simultaneously, two MPLAB ICD debuggers or the REAL ICE[™] emulator are required. This mode of debugging, where the Master and Slave are simultaneously <u>debugged</u>, is called the Dual Debug mode. <u>S1MCLRx and S1PGCx/S1PGDx are used only in</u> Dual Debug mode.

The Dual Debug mode of operation needs the following PGCx/PGDx pins:

- MCLR, PGC1 and PGD1 for Master Debug, and S1MCLR1, S1PGC1 and S1PGD1 for Slave Debug
- MCLR, PGC2 and PGD2 for Master Debug, and S1MCLR2, S1PGC2 and S1PGD2 for Slave Debug
- MCLR, PGC3 and PGD3 for Master Debug, and S1MCLR3, S1PGC3 and S1PGD3 for Slave Debug

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and the PGCx/PGDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two or five (in Dual Debug) I/O pins (PGCx and PGDx).

There are three modes of debugging the dual core family of dsPIC33CH128MP508:

- 1. Master Only Debug
- 2. Slave Only Debug
- 3. Dual Debug

21.11.1 MASTER ONLY DEBUG

In Master Only Debug, only the Master project will be debugged. There is no project for Slave or no Slave code. The main project will be for dsPIC33CHXXXMP50X/20X and the user has to use MCLR and PGCx/PGDx for debugging. This is similar to debugging any single core existing device.

NOTES:

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-085C Sheet 1 of 2