

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
Speed	180MHz, 200MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	69
Program Memory Size	152KB (152K x 8)
Program Memory Type	FLASH, PRAM
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 34x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch128mp508-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1.5 PROGRAMMER'S MODEL

The programmer's model for the dsPIC33CH128MP508 family is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33CH128MP508 devices contain control registers for Modulo Addressing, Bit-Reversed Addressing and interrupts. These registers are described in subsequent sections of this document.


All registers associated with the programmer's model are memory-mapped, as shown in Figure 3-3 and Figure 3-4.

Register(s) Name	Description
W0 through W15 ⁽¹⁾	Working Register Array
W0 through W14 ⁽¹⁾	Alternate Working Register Array 1
W0 through W14 ⁽¹⁾	Alternate Working Register Array 2
W0 through W14 ⁽¹⁾	Alternate Working Register Array 3
W0 through W14 ⁽¹⁾	Alternate Working Register Array 4
ACCA, ACCB	40-Bit DSP Accumulators (Additional 4 Alternate Accumulators)
PC	23-Bit Program Counter
SR	ALU and DSP Engine STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
DSRPAG	Extended Data Space (EDS) Read Page Register
RCOUNT	REPEAT Loop Counter Register
DCOUNT	DO Loop Counter Register
DOSTARTH, DOSTARTL ⁽²⁾	DO Loop Start Address Register (High and Low)
DOENDH, DOENDL	DO Loop End Address Register (High and Low)
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits

TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Note 1: Memory-mapped W0 through W14 represent the value of the register in the currently active CPU context.

2: The DOSTARTH and DOSTARTL registers are read-only.



3.2.3 DATA ADDRESS SPACE (MASTER)

The dsPIC33CH128MP508 family CPU has a separate 16-bit wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory map is shown in Figure 3-6.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes or 32K words.

The lower half of the data memory space (i.e., when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility (PSV).

The dsPIC33CH128MP508 family devices implement up to 16 Kbytes of data memory. If an EA points to a location outside of this area, an all-zero word or byte is returned.

3.2.3.1 Data Space Width

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

3.2.3.2 Data Memory Organization and Alignment

To maintain backward compatibility with PIC[®] MCU devices and improve Data Space memory usage efficiency, the dsPIC33CH128MP508 family instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

3.2.3.3 SFR Space

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33CH128MP508 family core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

3.2.3.4 Near Data Space

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a Working register as an Address Pointer.

REGISTER 3-18: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 6	DIV0ERR: Divide-by-Zero Error Status bit
	1 = Math error trap was caused by a divide-by-zero
	0 = Math error trap was not caused by a divide-by-zero
bit 5	DMACERR: DMA Controller Trap Status bit
	1 = DMAC error trap has occurred
	0 = DMAC error trap has not occurred
bit 4	MATHERR: Math Error Status bit
	1 = Math error trap has occurred
	0 = Math error trap has not occurred
bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI15R7 | PCI15R6 | PCI15R5 | PCI15R4 | PCI15R3 | PCI15R2 | PCI15R1 | PCI15R0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |

REGISTER 3-63: RPINR43: PERIPHERAL PIN SELECT INPUT REGISTER 43

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI14R7 | PCI14R6 | PCI14R5 | PCI14R4 | PCI14R3 | PCI14R2 | PCI14R1 | PCI14R0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 **PCI15R<7:0>:** Assign PWM Input 15 (PCI15) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 PCI14R<7:0>: Assign PWM Input 14 (PCI14) to the Corresponding RPn Pin bits See Table 3-30.

REGISTER 3-64: RPINR44: PERIPHERAL PIN SELECT INPUT REGISTER 44

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SENT1R7 | SENT1R6 | SENT1R5 | SENT1R4 | SENT1R3 | SENT1R2 | SENT1R1 | SENT1R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI16R7 | PCI16R6 | PCI16R5 | PCI16R4 | PCI16R3 | PCI16R2 | PCI16R1 | PCI16R0 |
| bit 7 | • | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 SENT1R<7:0>: Assign SENT1 Input (SENT1) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 **PCI16<7:0>:** Assign PWM Input 16 (PCI16) to the Corresponding RPn Pin bits See Table 3-30.

REGISTER 3-131: C1TXQCONL: CAN TRANSMIT QUEUE CONTROL REGISTER LOW

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—			FRESET	TXREQ	UINC
bit 15							bit 8
R-0	U-0	U-0	HS/C-0	U-0	R/W-0	U-0	R/W-0
TXEN	—		TXATIE		TXQEIE		TXQNIE
bit 7							bit (
Legend:		HS = Hardware	e Settable bit	C = Clearable	e bit		
R = Readab	ole bit	W = Writable b	it	U = Unimpler	mented bit, read	as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '0	,				
bit 10	FRESET: FIF	O Reset bit					
					ware when FIF	O is reset; us	er should po
		this bit is clear b	efore taking a	any action			
hit 0	0 = No effect		uggt bit				
bit 9	TXREQ: Mes	sage Send Req		will automatic	ally clear when	all the messar	nes queued i
bit 9	TXREQ: Mess 1 = Requests	sage Send Req s sending a mes	ssage; the bit	will automatic	ally clear when	all the messag	ges queued i
bit 9	TXREQ: Mess 1 = Requests the TXQ	sage Send Req	ssage; the bit / sent		-	all the messag	ges queued i
bit 9 bit 8	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing	sage Send Req s sending a mes are successfully	ssage; the bit / sent le set ('1') will		-	all the messag	ges queued i
	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm	sage Send Req s sending a mes are successfully the bit to '0' whi	ssage; the bit / sent le set ('1') will it	l request a me	ssage abort	all the messag	ges queued i
bit 8	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO	ssage; the bit / sent le set ('1') will it	l request a me	ssage abort	all the messag	ges queued in
	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm When this bit TXEN: TX En	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO	ssage; the bit / sent le set ('1') will it head will incr	l request a me	ssage abort	all the messag	ges queued in
bit 8 bit 7	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm When this bit TXEN: TX En Unimplemen	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit	ssage; the bit / sent le set ('1') will it head will incr ,	l request a me	ssage abort ngle message.	all the messag	ges queued ir
bit 8 bit 7 bit 6-5	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trans 1 = Enables in 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 ismit Attempts Enterrupt	ssage; the bit / sent le set ('1') will it head will incr ,	l request a me	ssage abort ngle message.	all the messag	ges queued ir
bit 8 bit 7 bit 6-5 bit 4	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trans 1 = Enables in 0 = Disables in 	sage Send Req s sending a mes are successfully the bit to '0' whi ient Head/Tail bi is set, the FIFO able bit ted: Read as '0 ismit Attempts Enterrupt interrupt	ssage; the bit / sent le set ('1') will it head will incr , xhausted Inte	l request a me	ssage abort ngle message.	all the messag	ges queued ir
bit 8 bit 7 bit 6-5 bit 4 bit 3	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement 1 = Enables in 0 = Disables in Unimplement 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts E nterrupt interrupt ted: Read as '0	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued in
bit 8 bit 7 bit 6-5	 TXREQ: Messing 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Transing 1 = Enables in 0 = Disables in Unimplement TXQEIE: Transing 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts Enterrupt interrupt ted: Read as '0 nsmit Queue En	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte ,	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued in
bit 8 bit 7 bit 6-5 bit 4 bit 3	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trann 1 = Enables in 0 = Disables in Unimplement TXQEIE: Trans 1 = Interrupt is 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts E nterrupt interrupt ted: Read as '0	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte , Mage of the set of the set of the , for the set of the	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued in
bit 8 bit 7 bit 6-5 bit 4 bit 3	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trann 1 = Enables in 0 = Disables in Unimplement TXQEIE: Trann 1 = Interrupt is 0 = Interrupt is 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts Enterrupt interrupt ted: Read as '0 nsmit Queue Enter s enabled for TX	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte , npty Interrupt XQ empty XQ empty	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued i
bit 8 bit 7 bit 6-5 bit 4 bit 3 bit 2	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Transistication 1 = Enables in 0 = Disables in Unimplement TXQEIE: Transistication 1 = Interrupt is 0 = Interrupt is 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 asmit Attempts Enterrupt interrupt ted: Read as '0 asmit Queue Enter s enabled for T2 s disabled for T2	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte , npty Interrupt XQ empty XQ empty ,	l request a me rement by a sir errupt Enable b Enable bit	ssage abort ngle message.	all the messag	ges queued i
bit 8 bit 7 bit 6-5 bit 4 bit 3 bit 2 bit 1	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trann 1 = Enables in 0 = Disables in Unimplement TXQEIE: Trann 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts Enterrupt interrupt ted: Read as '0 nsmit Queue En s enabled for T2 s disabled for T2 s disabled for T2	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inter , Apty Interrupt XQ empty XQ empty , ot Full Interrup	l request a me rement by a sir errupt Enable b Enable bit	ssage abort ngle message.	all the messag	ges queued i

REGISTER 3-138: C1TEFSTA: CAN TRANSMIT EVENT FIFO STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	_	—	—	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	S/HC-0	R-0	R-0	R-0	
_	_	—	—	TEFOVIF	TEFFIF ⁽¹⁾	TEFHIF ⁽¹⁾	TEFNEIF ⁽¹⁾	
bit 7							bit 0	
Legend:		HC = Hardware	Clearable bit	S = Settable by '1' bit				
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						

bit 15-4	Unimplemented: Read as '0'
bit 3	TEFOVIF: Transmit Event FIFO Overflow Interrupt Flag bit
	1 = Overflow event has occurred
	0 = No overflow event has occurred
bit 2	TEFFIF: Transmit Event FIFO Full Interrupt Flag bit ⁽¹⁾
	1 = FIFO is full
	0 = FIFO is not full
bit 1	TEFHIF: Transmit Event FIFO Half Full Interrupt Flag bit ⁽¹⁾
	1 = FIFO is \geq half full
	0 = FIFO is < half full
bit 0	TEFNEIF: Transmit Event FIFO Not Empty Interrupt Flag bit ⁽¹⁾
	1 = FIFO is not empty
	0 = FIFO is empty

Note 1: These bits are read-only and reflect the status of the FIFO.

3.9.3 ADC CONTROL/STATUS REGISTERS

REGISTER 3-157: ADCON1L: ADC CONTROL REGISTER 1 LOW

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
ADON ⁽¹⁾	—	ADSIDL	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 15 ADON: ADC Enable bit⁽¹⁾
 - 1 = ADC module is enabled
 - 0 = ADC module is off
- bit 14 Unimplemented: Read as '0'
- bit 13 ADSIDL: ADC Stop in Idle Mode bit
 - 1 = Discontinues module operation when device enters Idle mode
 - 0 = Continues module operation in Idle mode
- bit 12-0 Unimplemented: Read as '0'
- **Note 1:** Set the ADON bit only after the ADC module has been configured. Changing ADC Configuration bits when ADON = 1 will result in unpredictable behavior.

REGISTER 3-159: ADCON2L: ADC CONTROL REGISTER 2 LOW

R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
REFCIE	REFERCIE		EIEN	_	SHREISEL2(1)	SHREISEL1(1)	SHREISEL0 ⁽¹		
oit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	SHRADCS6	SHRADCS5	SHRADCS4	SHRADCS3	SHRADCS2	SHRADCS1	SHRADCS0		
bit 7		01110120000	011012001	01110120000	0111012002		bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is cleared x = Bit is unknown					
bit 15		-			imon Interrupt E				
		•	•	/hen the band band gap read	gap becomes re	eady			
bit 14		-		•	•	nable bit			
	REFERCIE: Band Gap or Reference Voltage Error Common Interrupt Enable bit 1 = Common interrupt will be generated when a band gap or reference voltage error is detected								
					reference voltag				
bit 13	Unimplemented: Read as '0'								
bit 12									
	 1 = The early interrupt feature is enabled for the input channel interrupts (when the EISTATx flag is set) 0 = The individual interrupts are generated when conversion is done (when the ANxRDY flag is set) 								
bit 11	Unimplemen	ted: Read as	'0'						
bit 10-8	SHREISEL<2:0>: Shared Core Early Interrupt Time Selection bits ⁽¹⁾								
	110 = Early ir 101 = Early ir 100 = Early ir 011 = Early ir 010 = Early ir 001 = Early ir	nterrupt is set a nterrupt is set a	and interrupt is and interrupt is and interrupt is and interrupt is and interrupt is and interrupt is	s generated 7 s generated 6 s generated 5 s generated 4 s generated 3 s generated 2	TADCORE Clocks TADCORE Clocks TADCORE Clocks TADCORE Clocks TADCORE Clocks TADCORE Clocks	prior to when the prior to when the	ne data is read ne data is read		
bit 7	Unimplemen	ted: Read as	'0'						
bit 6-0			-	t Clock Divide					
	These bits de Clock Period) 1111111 = 2			RESRC (Source	Clock Periods)	for one shared	TADCORE (Co		
	 0000011 = 6 0000010 = 4 0000001 = 2 0000000 = 2	Source Clock Source Clock	Periods Periods						
	For the 6-bit shar rom '100' to '112								

from '100' to '111', are not valid and should not be used. For the 8-bit shared ADC core resolution (SHRRES<1:0> = 01), the SHREISEL<2:0> settings, '110' and '111', are not valid and should not be used.

HSC/R-0	HSC/R-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
REFRDY	REFERR	—	—	—	—	SHRSAMC9	SHRSAMC8		
bit 15		·		·		•	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SHRSAMC7	SHRSAMC6	SHRSAMC5	SHRSAMC4	SHRSAMC3	SHRSAMC2	SHRSAMC1	SHRSAMC0		
bit 7 bit 0									
Legend:	Legend: U = Unimplemented bit, read as '0'								
R = Readable	bit	W = Writable I	oit	d as '0' HSC = Hardware Settable/Clearable bit '0' = Bit is cleared x = Bit is unknown					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	known		
bit 15		nd Gap and Re	ference Voltage	e Ready Flag b	it				
	1 = Band gap 0 = Band gap	•							
bit 14	• •	nd Gap or Refe	rence Voltage	Error Elag bit					
		was removed a	•	•	abled (ADON =	= 1)			
		ap error was d				_,			
bit 13-10	Unimplement	ted: Read as 'd)'						
bit 9-0	SHRSAMC<9	:0>: Shared Al	DC Core Samp	le Time Selecti	on bits				
					· ·	DRE) for the sha	ared ADC core		
	sample time (Sample Time = (SHRSAMC<9:0> + 2) * TADCORE).								
		- 1023 TADCON	χ <u>ε</u>						
	0000000001	= 3 TADCORE							
	000000000	= 2 TADCORE							

REGISTER 3-160: ADCON2H: ADC CONTROL REGISTER 2 HIGH

REGISTER 3-169: ADEISTATL: ADC EARLY INTERRUPT STATUS REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EISTAT	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EISTA	T<7:0>			
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EISTAT<15:0>: Early Interrupt Status for Corresponding Analog Input bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

REGISTER 3-170: ADEISTATH: ADC EARLY INTERRUPT STATUS REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15	·						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		I	EISTAT<20:16	>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 EISTAT<20:16>: Early Interrupt Status for Corresponding Analog Input bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

4.1.6 CPU RESOURCES

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

4.1.6.1 Key Resources

- "dsPIC33E Enhanced CPU" (DS70005158) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 4-101: ADMOD0L: ADC INPUT MODE CONTROL REGISTER 0 LOW

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	—	—	DIFF1	SIGN1	DIFF0	SIGN0			
bit 7 bit 0										
Legend:										
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'						
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	•					
bit 15-4	Unimplement	ted: Read as 'd)'							
bit 3 and bit 1	DIFF<1:0>: D	ifferential-Mode	e for Correspoi	nding Analog Ir	nputs bits					
(odd)	1 = Channel is	s differential								
	0 = Channel is	s single-ended								
bit 2 and bit 0	SIGN<1:0>: (Output Data Sig	n for Correspo	nding Analog I	nputs bits					
(even)		output data is si	•							
	0 = Channel c	output data is u	nsigned							

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI	DOZE2 ⁽¹⁾	DOZE1 ⁽¹⁾	DOZE0 ⁽¹⁾	DOZEN ^(2,3)	FRCDIV2	FRCDIV1	FRCDIV0				
bit 15	DOLLE	DOZET	DOZEO	DOZEN	TRODIVE	TRODIVI	bit 8				
U-0	U-0	r-0	r-0	R/W-0	R/W-0	R/W-0	R/W-1				
_	—	—	—	PLLPRE3 ⁽⁴⁾	PLLPRE2 ⁽⁴⁾	PLLPRE1 ⁽⁴⁾	PLLPRE0 ⁽⁴⁾				
bit 7							bit (
Logondi		r = Reserved	hit								
Legend: R = Readab	la hit	W = Writable			nented bit, read	1 00 (0)					
-n = Value a		'1' = Bit is set		0 – Onimpien 0' = Bit is clea		x = Bit is unkr					
	ILFOR	I - DILIS SEL									
bit 15	ROI: Recover	r on Interrupt bi	t								
	1 = Interrupts will clear the DOZEN bit and the processor clock, and the peripheral clock ratio is set to 1:										
	0 = Interrupts have no effect on the DOZEN bit										
bit 14-12	DOZE<2:0>:	Processor Cloo	k Reduction S	elect bits ⁽¹⁾							
		111 = FP divided by 128									
		110 = FP divided by 64									
		101 = FP divided by 32									
	100 = FP divided by 16 011 = FP divided by 8 (default)										
	011 = FP divided by 8 (default) 010 = FP divided by 4										
	001 = FP divid										
	000 = FP divid										
bit 11	DOZEN: Doze Mode Enable bit ^(2,3)										
	1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks										
	0 = Processo	r clock and per	ipheral clock ra	atio is forced to	1:1						
bit 10-8	FRCDIV<2:0>	Internal Fast	RC Oscillator	Postscaler bits							
	111 = FRC divided by 256										
	110 = FRC d i										
	101 = FRC divided by 32										
	100 = FRC divided by 16										
	011 = FRC divided by 8										
	010 = FRC divided by 4 001 = FRC divided by 2										
		ivided by 1 (def	ault)								
bit 7-6		ted: Read as '	-								
bit 5-4	Reserved: Re	ead as '0'									
	The DOZE<2:0> 0OZE<2:0> are i		e written to who	en the DOZEN	bit is clear. If D	OZEN = 1, any	/ writes to				
	his bit is cleared										
3 : T	he DOZEN bit ca	annot be set if l	DOZE<2:0> =	000. If DOZE<2	2:0> = 000, any	y attempt by us	er software to				

REGISTER 6-2: CLKDIV: CLOCK DIVIDER REGISTER (MASTER)

- 3: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.
- 4: PLLPRE<3:0> may be updated while the PLL is operating, but the VCO may overshoot.

DBUFWF ⁽¹⁾ bit 15	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
bit 15	CHSEL6	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0			
							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0			
HIGHIF ^(1,2)	LOWIF ^(1,2)	DONEIF ⁽¹⁾	HALFIF ⁽¹⁾	OVRUNIF ⁽¹⁾		<u> </u>	HALFEN			
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit. read	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	lown			
bit 15	1 = The cont DMASRO 0 = The cont	Cn in Null Write	A buffer has r mode 1A buffer has	_{Dit} (1) not been writter been written t						
bit 14-8		: DMA Channe		tion bits						
	See Table 8-2 for a complete list.									
bit 7		High Address								
			ttempted to ac	cess an addres	s higher than [MAH or the up	per limit of the			
		data RAM space0 = The DMA channel has not invoked the high address limit interrupt								
bit 6		LOWIF: DMA Low Address Limit Interrupt Flag bit ^(1,2)								
	1 = The DMA the SFR i	A channel has a range (07FFh)	attempted to a	ccess the DMA		lower than DM	AL, but above			
				low address lin	nit interrupt					
bit 5	$\frac{\text{If CHEN} = 1:}{1 = \text{The previo}}$ $0 = \text{The curre}$ $\frac{\text{If CHEN} = 0:}{1 = \text{The previo}}$	nt DMA session	on has ended n has not yet c on has ended	with completion						
bit 4		A 50% Waterma								
	1 = DMACNT	n has reached	the halfway po	bint to 0000h						
bit 3		n has not reacł MA Channel Ov								
	1 = The DMA		ered while it is	still completing	the operation	based on the p	revious trigge			
	Unimplement	ted: Read as ')'							
bit 2-1	-			bit						
		iway Complene								
bit 2-1 bit 0		Ifway Completion are invoked wl			s halfwav poin	t and at comple	etion			
	1 = Interrupts	are invoked wi	nen DMACNTr	n has reached it pletion of the tra		t and at comple	etion			
bit 0	1 = Interrupts 0 = An interru	are invoked wl pt is invoked o	nen DMACNTr nly at the comp	n has reached it		t and at comple	etion			

REGISTER 8-3: DMAINTn: DMA CHANNEL n INTERRUPT REGISTER

DMAL) is NOT done before the actual access.

REGISTER 12-19: INDXxHLDL: INDEX x COUNTER HOLD REGISTER LOW

-							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXF	ILD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXI	HLD<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			t	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15-0 INDXHLD<15:0>: Hold for Reading/Writing Index x Counter Register (INDXCNT) bits

REGISTER 12-20: INDXxHLDH: INDEX x COUNTER HOLD REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INDXH	LD<31:24>				
bit 15							bit 8	
	5444.0	D 444 0	5444.0	D 444 0	D // / 0	54440	D 444 0	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INDXH	LD<23:16>				
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-0 INDXHLD<31:16>: Hold for Reading/Writing Index x Counter Register (INDXCNT) bits

15.0 INTER-INTEGRATED CIRCUIT (I²C)

- Note 1: This data sheet summarizes the features of the dsPIC33CH128MP508 family of devices. It is not intended to be a comprehensive reference source. For more information, refer to "Inter-Integrated Circuit (I²C)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: The I²C is identical for both Master core and Slave core. The x is common for both Master and Slave (where the x represents the number of the specific module being addressed). The number of I²C modules available on the Master and Slave is different and they are located in different SFR locations.
 - 3: All associated register names are the same on the Master core and the Slave core. The Slave code will be developed in a separate project in MPLAB[®] X IDE with the device selection, dsPIC33CH128MP508S1, where the S1 indicates the Slave device. The Master I²C is I2C1 and I2C2, and the Slave is I2C1.

The Inter-Integrated Circuit (l^2C) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The I²C module supports these features:

- Independent Master and Slave Logic
- 7-Bit and 10-Bit Device Addresses
- General Call Address as Defined in the I²C Protocol
- Clock Stretching to Provide Delays for the Processor to Respond to a Slave Data Request
- Both 100 kHz and 400 kHz Bus Specifications
- · Configurable Address Masking
- Multi-Master modes to Prevent Loss of Messages
 in Arbitration
- Bus Repeater mode, Allowing the Acceptance of All Messages as a Slave, regardless of the Address
- Automatic SCL
- A block diagram of the module is shown in Figure 15-1.

15.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communication protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I²C device address byte to the Slave with a write indication.
- 3. Wait for and verify an Acknowledge from the Slave.
- 4. Send the first data byte (sometimes known as the command) to the Slave.
- 5. Wait for and verify an Acknowledge from the Slave.
- 6. Send the serial memory address low byte to the Slave.
- 7. Repeat Steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the Slave with a read indication.
- 10. Wait for and verify an Acknowledge from the Slave.
- 11. Enable Master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.

REGISTER 17-1: T1CON: TIMER1 CONTROL REGISTER (CONTINUED)

- bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as '0' TSYNC: Timer1 External Clock Input Synchronization Select bit⁽¹⁾ bit 2 When TCS = 1: 1 = Synchronizes the External Clock input 0 = Does not synchronize the External Clock input When TCS = 0: This bit is ignored. TCS: Timer1 Clock Source Select bit⁽¹⁾ bit 1 1 = External Clock source selected by TECS<1:0> 0 = Internal peripheral clock (FP) Unimplemented: Read as '0' bit 0
- **Note 1:** When Timer1 is enabled in External Synchronous Counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register are ignored.

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	
_	—	—	—	—		—	—	
bit 23							bit 16	
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	
—	—	—	—	—		—	—	
bit 15							bit 8	
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	
—	—	—	—	—		—	—	
bit 7							bit 0	
Legend:		PO = Program Once bit						
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

REGISTER 21-28: FS1POR CONFIGURATION REGISTER (SLAVE)

bit 23-0 Unimplemented: Read as '1'

Capture/Compare/PWM/Timer
Auto-Shutdown and Gating Sources (Master) 548
Auto-Shutdown and Gating Sources (Slave)
Auxiliary Output541
Control/Status Registers542
General Purpose Timer
Input Capture Mode
Output Compare Mode
Overview
Synchronization Sources (Master)
Synchronization Sources (Slave)
Time Base Generator
Capture/Compare/PWM/Timer (SCCP)
CLC
Control Registers
Overview
Code Examples
Configuring UART1 Input and Output Functions 125
Flash Write/Read
MSI Enable Operation
MSI Enable Operation in C
Port Write/Read
PRAM Write/Read
PWRSAV Instruction Syntax
Slave PRAM Load and Verify Routine
Using Master or Slave Auxiliary PLL with
Internal FRC438
Using Master PLL (50 MIPS) with POSC 467
Using Master PLL with 8 MHz Internal FRC469
Using Master Primary PLL with 8 MHz
Internal FRC436
Using Slave PLL (60 MIPS) with POSC
Using Slave PLL with 8 MHz Internal FRC 470
Using Slave PLL with 8 MHz Internal FRC 470
Using Slave PLL with 8 MHz Internal FRC470 Using Slave Primary PLL with 8 MHz
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC 470 Using Slave Primary PLL with 8 MHz 436 Code Protection 667 Code Protection, CodeGuard Security (Master Flash) 711 Code Protection, CodeGuard Security (Master Flash) 711 Code Protection, CodeGuard Security (Slave PRAM) 712 CodeGuard Security 667 Comparator/DAC 667 Control Registers 555 Features Overview 553 Overview 553 Configurable Logic Cell (CLC) 647 Configurable Logic Cell See CLC. 647 Configuration Bits 667 Bit Values for Master Clock Selection 440 Bit Values for Slave Clock Selection 441 Controller Area Network (CAN FD) 178 Controller Area Network. See CAN. 662 CRC Control Registers 660 Overview 659 Current Bias Generator 664 Current Bias Generator (CBG) 663
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC
Using Slave PLL with 8 MHz Internal FRC

D

Data Address Space	
Data Audress Space	9
Memory Map for dsPIC33CH128MP508 Devices 50	
Near Data Space	
Organization, Alignment 49	
SFR Space 49	9
Width 49	9
Data Address Space (Slave)	
Memory Map for Slave dsPIC33CH128MP508S1	
	_
Devices	
Near Data Space 274	4
Organization, Alignment 274	4
Resources	
SFR Space	
•	
Width	4
Data Space	
Extended X 69	9
Paged Data Memory Space (figure) 67	7
Paged Memory Scheme	
	0
Data Space (Slave)	_
Extended X 289	9
Paged Data Memory Space (figure)	7
Paged Memory Scheme	
DC Characteristics	-
ADC Delta Current	0
APLL Delta Current737	
Brown-out Reset (BOR)74	1
Comparator + DAC Delta Current	8
Idle Current (IIDLE) (Master Idle/Slave Sleep)	
Idle Current (IDLE) (Master Sleep/Slave Idle)	
Operating Current (IDD) (Master Run/Slave Run) 730	U
Operating Current (IDD)	
(Master Run/Slave Sleep)	2
Operating Current (IDD)	
(Master Clean/Cleve Dun) 723	4
(Master Sleep/Slave Run)	
Operating Current (IIDLE) (Master Idle/Slave Idle) 733	3
	3
Operating Current (IIDLE) (Master Idle/Slave Idle) 733	3 8
Operating Current (IIDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage	3 8 8
Operating Current (IIDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage	3 8 8 6
Operating Current (IIDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737	3 8 8 6 7
Operating Current (IIDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736	3 8 6 7 6
Operating Current (IIDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737	3 8 6 7 6
Operating Current (IIDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736	3 8 6 7 6 0
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177	3 8 6 7 6 0
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177	3 8 6 7 6 0
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 176 Control Registers 177 Deadman Timer. See DMT. Demo/Development Boards, Evaluation and	3 8 6 7 6 0
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Demo/Development Boards, Evaluation and 5tarter Kits	3 8 6 7 6 0 1 6
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Demo/Development Boards, Evaluation and 5tarter Kits Starter Kits 726	3 8 6 7 6 0 1 6 3
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Demo/Development Boards, Evaluation and 5tarter Kits	3 8 6 7 6 0 1 6 3
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Demo/Development Boards, Evaluation and 5tarter Kits Starter Kits 726	3 8 6 7 6 0 1 6 3 7
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 728 PGA Delta Current 738 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 176 Dewo/Development Boards, Evaluation and 5tarter Kits Starter Kits 726 Development Support 725 Device Calibration 697 Addresses 697	3 8 8 6 7 6 0 1 6 3 7 7
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 170 Dewo/Development Boards, Evaluation and 5tarter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697	3 8 8 6 7 6 0 1 6 3 7 7 7
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Dewolopment Boards, Evaluation and Starter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27	3 8 8 6 7 6 0 1 6 3 7 7 7
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 724 PGA Delta Current 733 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and Starter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Programmer 27	3 8 8 6 7 6 0 1 6 3 7 7 7
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Dewolopment Boards, Evaluation and Starter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27	3 8 8 6 7 6 0 1 6 3 7 7 7
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 724 PGA Delta Current 733 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and Starter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Programmer 27	38867601 637771 5
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and Starter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Programmer 725 Device Variants 698	38867601 637771 5
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and 5tarter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Programmer 725 Device Variants 695 Direct Memory Access Controller. See DMA. 695	38867601 637771 5
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 170 Control Registers 177 Deadman Timer. See DMT. 177 Deadman Timer. See DMT. 172 Development Boards, Evaluation and 5tarter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 22 Device Programmer 725 MPLAB PM3 725 Device Variants 695 Direct Memory Access Controller. See DMA. 695 DMA 172	38867601 637771 59
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and Starter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Variants 698 Direct Memory Access Controller. See DMA. 698 DMA Channel Trigger Sources (Master) 498	38867601 637771 59 9
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current. 737 Watchdog Timer Delta Current (ΔIWDT) 737 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and 5tarter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Programmer 722 MPLAB PM3 722 Device Variants 699 Direct Memory Access Controller. See DMA. 699 Direct Memory Access Controller. See DMA. 699 DMA Channel Trigger Sources (Master) 499 Channel Trigger Sources (Slave) 500	38867601 637771 59 90
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and Starter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Variants 698 Direct Memory Access Controller. See DMA. 698 DMA Channel Trigger Sources (Master) 498	38867601 637771 59 90
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current. 737 Watchdog Timer Delta Current (ΔIWDT) 737 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and 5tarter Kits Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Programmer 722 MPLAB PM3 722 Device Variants 699 Direct Memory Access Controller. See DMA. 699 Direct Memory Access Controller. See DMA. 699 DMA Channel Trigger Sources (Master) 499 Channel Trigger Sources (Slave) 500	38867601 637771 59 906
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 726 PGA Delta Current 736 Power-Down Current (IPD) 736 PWM Delta Current. 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Deadman Timer. See DMT. 172 Development Boards, Evaluation and 172 Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Programmer 172 MPLAB PM3 724 Device Variants 698 Direct Memory Access Controller. See DMA. 698 Direct Memory Access Controller. See DMA. 698 DMA Channel Trigger Sources (Master) 498 Overview 499 500 Control Registers 496 Overview 497	38867601 637771 59 9061
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 724 PGA Delta Current 733 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and 514 Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Variants 698 Direct Memory Access Controller. See DMA. 698 DMA Channel Trigger Sources (Master) 498 Control Registers 496 Overview 497 500 Control Registers 496 Overview 497 Peripheral Module Disable (PMD) 498	38867601 637771 59 90615
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 724 PGA Delta Current 733 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and 514 Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Variants 698 Direct Memory Access Controller. See DMA. 698 DMA Channel Trigger Sources (Master) 498 Overview 499 500 Control Registers 496 Overview 497 Peripheral Module Disable (PMD) 498 Summary of Operations 493	38867601 637771 59 906153
Operating Current (IDLE) (Master Idle/Slave Idle) 733 Operating MIPS vs. Voltage 724 PGA Delta Current 733 Power-Down Current (IPD) 736 PWM Delta Current 737 Watchdog Timer Delta Current (ΔIWDT) 736 Deadman Timer (DMT) 177 Control Registers 177 Deadman Timer. See DMT. 177 Deadman Timer. See DMT. 177 Development Boards, Evaluation and 514 Starter Kits 726 Device Calibration 697 Addresses 697 and Identification 697 Device Overview 27 Device Variants 698 Direct Memory Access Controller. See DMA. 698 DMA Channel Trigger Sources (Master) 498 Control Registers 496 Overview 497 500 Control Registers 496 Overview 497 Peripheral Module Disable (PMD) 498	38867601 637771 59 9061534