



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
roduct Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
peed	180MHz, 200MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
eripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
lumber of I/O	21
rogram Memory Size	88KB (88K x 8)
rogram Memory Type	FLASH, PRAM
EPROM Size	-
AM Size	20K x 8
oltage - Supply (Vcc/Vdd)	3V ~ 3.6V
ata Converters	A/D 23x12b; D/A 4x12b
scillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
lounting Type	Surface Mount
ackage / Case	28-UQFN Exposed Pad
upplier Device Package	28-UQFN (6x6)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch64mp202t-i-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.6 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to a certain frequency (see Section 6.0 "Oscillator with High-Frequency PLL") to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLFBD, to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

2.8 Targeted Applications

- Power Factor Correction (PFC):
 - Interleaved PFC
 - Critical Conduction PFC
 - Bridgeless PFC
- DC/DC Converters:
 - Buck, Boost, Forward, Flyback, Push-Pull
 - Half/Full-Bridge
 - Phase-Shift Full-Bridge
 - Resonant Converters
- · DC/AC:
 - Half/Full-Bridge Inverter
 - Resonant Inverter
- Motor Control
 - BLDC
 - PMSM
 - SR
 - ACIM

Examples of typical application connections are shown in Figure 2-4 through Figure 2-6.

FIGURE 2-4: INTERLEAVED PFC




FIGURE 3-11: BIT-REVERSED ADDRESSING EXAMPLE




TABLE 3-21: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

		Norma	al Addres	ss			Bit-Rev	ersed Ac	Idress
А3	A2	A 1	A0	Decimal	А3	A2	A 1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

TABLE 3-23: MASTER INTERRUPT VECTOR DETAILS (CONTINUED)

	Vector	IRQ		In	terrupt Bit Lo	cation
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
PEVTA – PWM Event A	177	169	0x000166	IFS10<9>	IEC10<9>	IPC42<6:4>
PEVTB – PWM Event B	178	170	0x000168	IFS10<10>	IEC10<10>	IPC42<10:8>
PEVTC – PWM Event C	179	171	0x00016A	IFS10<11>	IEC10<11>	IPC42<14:12>
PEVTD – PWM Event D	180	172	0x00016C	IFS10<12>	IEC10<12>	IPC43<2:0>
PEVTE – PWM Event E	181	173	0x00016E	IFS10<13>	IEC10<13>	IPC43<6:4>
PEVTF – PWM Event F	182	174	0x000170	IFS10<14>	IEC10<14>	IPC43<10:8>
CLC3P – CLC3 Positive Edge	183	175	0x000172	IFS10<15>	IEC10<15>	IPC43<14:12>
CLC4P – CLC4 Positive Edge	184	176	0x000174	IFS11<0>	IEC11<0	IPC44<2:0>
CLC1N – CLC1 Negative Edge	185	177	0x000176	IFS11<1>	IEC11<1	IPC44<6:4>
CLC2N – CLC2 Negative Edge	186	178	0x000178	IFS11<2>	IEC11<2	IPC44<10:8>
CLC3N – CLC3 Negative Edge	187	179	0x00017A	IFS11<3>	IEC11<3	IPC44<14:>12>
CLC4N – CLC4 Negative Edge	188	180	0x00017C	IFS11<4>	IEC11<4	IPC45<2:0>
Reserved	189-196	181-188	0x0017E-0x0018C	_	_	_
U1EVT – UART1 Event	197	189	0x00018E	IFS11<13>	IF2C11<13>	IPC47<6:4>
U2EVT – UART2 Event	198	190	0x000190	IFS11<14>	IF2C11<14>	IPC47<12:8>

dsPIC33CH128MP508 FAMILY

TABLE 3-40: MASTER PPS OUTPUT CONTROL REGISTERS

_	_		10001			INE OIO I		1				1	1	1	1	1
Register	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RPOR0	_	_	RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0	-	_	RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0
RPOR1	_	_	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0	_	_	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0
RPOR2	_	_	RP37R5	RP37R4	RP37R3	RP37R2	RP37R1	RP37R0	-	_	RP36R5	RP36R4	RP36R3	RP36R2	RP36R1	RP36R0
RPOR3	-	1	RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0	ı	ı	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0
RPOR4	-	1	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0	ı	ı	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0
RPOR5	-	1	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0	ı	ı	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0
RPOR6	-	1	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0	ı	ı	RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0
RPOR7	-	1	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0	ı	ı	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0
RPOR8	-	1	RP49R5	RP49R4	RP49R3	RP49R2	RP49R1	RP49R0	ı	ı	RP48R5	RP48R4	RP48R3	RP48R2	RP48R1	RP48R0
RPOR9	-	1	RP51R5	RP51R4	RP51R3	RP51R2	RP51R1	RP51R0	ı	ı	RP50R5	RP50R4	RP50R3	RP50R2	RP50R1	RP50R0
RPOR10	_	_	RP53R5	RP53R4	RP53R3	RP53R2	RP53R1	RP53R0	-	_	RP52R5	RP52R4	RP52R3	RP52R2	RP52R1	RP52R0
RPOR11	_	_	RP55R5	RP55R4	RP55R3	RP55R2	RP55R1	RP55R0	-	_	RP54R5	RP54R4	RP54R3	RP54R2	RP54R1	RP54R0
RPOR12	_	1	RP57R5	RP57R4	RP57R3	RP57R2	RP57R1	RP57R0	ı	ı	RP56R5	RP56R4	RP56R3	RP56R2	RP56R1	RP56R0
RPOR13	_	_	RP59R5	RP59R4	RP59R3	RP59R2	RP59R1	RP59R0	-	_	RP58R5	RP58R4	RP58R3	RP58R2	RP58R1	RP58R0
RPOR14	-	1	RP61R5	RP61R4	RP61R3	RP61R2	RP61R1	RP61R0	ı	ı	RP60R5	RP60R4	RP60R3	RP60R2	RP60R1	RP60R0
RPOR15	_	1	RP63R5	RP63R4	RP63R3	RP63R2	RP63R1	RP63R0	ı	ı	RP62R5	RP62R4	RP62R3	RP62R2	RP62R1	RP62R0
RPOR16	_	_	RP65R5	RP65R4	RP65R3	RP65R2	RP65R1	RP65R0	-	_	RP64R5	RP64R4	RP64R3	RP64R2	RP64R1	RP64R0
RPOR17	_	_	RP67R5	RP67R4	RP67R3	RP67R2	RP67R1	RP67R0	-	_	RP66R5	RP66R4	RP66R3	RP66R2	RP66R1	RP66R0
RPOR18	_	_	RP69R5	RP69R4	RP69R3	RP69R2	RP69R1	RP69R0	-	_	RP68R5	RP68R4	RP68R3	RP68R2	RP68R1	RP68R0
RPOR19	_	_	RP71R5	RP71R4	RP71R3	RP71R2	RP71R1	RP71R0	-	1	RP70R5	RP70R4	RP70R3	RP70R2	RP70R1	RP70R0
RPOR20	_	_	RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0	_	1	RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0
RPOR21	_	_	RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0	_	_	RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0
RPOR22	_	_	RP181R5	RP181R4	RP181R3	RP181R2	RP181R1	RP181R0	_	_	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0

REGISTER 3-160: ADCON2H: ADC CONTROL REGISTER 2 HIGH

HSC/R-0	HSC/R-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
REFRDY	REFERR	_	_	_	_	SHRSAMC9	SHRSAMC8
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SHRSAMC7 | SHRSAMC6 | SHRSAMC5 | SHRSAMC4 | SHRSAMC3 | SHRSAMC2 | SHRSAMC1 | SHRSAMC0 |
| bit 7 | | | | | | | bit 0 |

Legend: U = Unimplemented bit, read as '0'

R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **REFRDY:** Band Gap and Reference Voltage Ready Flag bit

1 = Band gap is ready

0 = Band gap is not ready

bit 14 REFERR: Band Gap or Reference Voltage Error Flag bit

1 = Band gap was removed after the ADC module was enabled (ADON = 1)

0 = No band gap error was detected

bit 13-10 Unimplemented: Read as '0'

bit 9-0 SHRSAMC<9:0>: Shared ADC Core Sample Time Selection bits

These bits specify the number of shared ADC Core Clock Periods (TADCORE) for the shared ADC core

sample time (Sample Time = (SHRSAMC<9:0> + 2) * TADCORE).

1111111111 = **1025** TADCORE

. . .

0000000001 = 3 TADCORE 00000000000 = 2 TADCORE

REGISTER 3-176: ADSTATL: ADC DATA READY STATUS REGISTER LOW

| HSC/R-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | AN<15 | :8>RDY | | | |
| bit 15 | | | | | | | bit 8 |

| HSC/R-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | _ | | AN<7: | 0>RDY | _ | _ | |
| bit 7 | | | | | | | bit 0 |

Legend: U = Unimplemented bit, read as '0'

R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 AN<15:0>RDY: Common Interrupt Enable for Corresponding Analog Input bits

1 = Channel conversion result is ready in the corresponding ADCBUFx register

0 = Channel conversion result is not ready

REGISTER 3-177: ADSTATH: ADC DATA READY STATUS REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	HSC/R-0	HSC/R-0	HSC/R-0	HSC/R-0	HSC/R-0
_	_	_		A	4N<20:16>RD	Y	
bit 7							bit 0

Legend: U = Unimplemented bit, read as '0'

R = Readable bit W = Writable bit HSC = Hardware Settable/Clearable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-5 **Unimplemented:** Read as '0'

bit 4-0 AN<20:16>RDY: Common Interrupt Enable for Corresponding Analog Input bits

1 = Channel conversion result is ready in the corresponding ADCBUFx register

0 = Channel conversion result is not ready

TABLE 4-20: SLAVE INTERRUPT VECTOR DETAILS

Vector	IRQ	D/T Address	Inte	rrupt Bit Loca	ation
#	#	IVI Address	Flag	Enable	Priority
8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>
9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>
10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>
11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>
12	4	0x00002C	IFS0<4>	IEC0<4>	IPC1<2:0>
13	5	0x00002E	_	_	_
14	6	0x000020	IFS0<6>	IEC0<6>	IPC1<10:8>
15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>
16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>
17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>
18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>
19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>
20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>
21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>
22	14	0x000030	IFS0<14>	IEC0<14>	IPC3<10:8>
23	15	0x000032	IFS0<15>	IEC0<15>	IPC3<14:12>
24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>
25	17				IPC4<6:4>
26	18	0x000038	_	_	_
27		0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>
					IPC5<2:0>
			_	_	_
			IFS1<7>	IEC1<7>	IPC5<14:12>
32	24		IFS1<8>	IEC1<8>	IPC6<2:0>
	25		IFS1<9>		IPC6<6:4>
			IFS1<10>		IPC6<10:8>
35-42	27-34	0x00004A-0x000058	_	_	_
43			IFS2<3>	IEC2<3>	IPC8<14:12>
44	36	0x00005C	IFS2<4>	IEC2<4>	IPC9<2:0>
45-47	37-39	0x00005E-0x000062	_	_	_
48	40		IFS2<8>	IEC2<8>	IPC10<2:0>
					IPC10<6:4>
			_	_	_
			IFS3<0>	IEC3<0>	IPC12<2:0>
					IPC12<6:4>
			_	_	_
			IFS4<0>	IFC4<0>	IPC16<2:0>
				_	_
75			IFS4<3>	IEC4<3>	IPC16<14:12>
					IPC17<2:0>
					IPC17<6:4>
					IPC17<10:8>
					IPC17<14:12>
					IPC18<2:0>
50					
81	73	0x0000A6	IFS4<9>	IEC4<9>	IPC18<6:4>
	# 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29-30 31 32 33 34 35-42 43 44 45-47 48 49 50-55 56 57 58-71 72 73-74	# # 8 0 9 1 10 2 11 3 12 4 13 5 14 6 15 7 16 8 17 9 18 10 19 11 20 12 21 13 22 14 23 15 24 16 25 17 26 18 27 19 28 20 29-30 21-22 31 23 32 24 33 25 34 26 35-42 27-34 43 35 44 36 45-47 37-39 48 40 49 41 50-55 42-47 56 48 57 49 58-71 50-63 72 64 73-74 65-66 75 67 76 68 77 69 78 70 79 71	# # # # #	# # #	# # #

TABLE 4-30: SLAVE REMAPPABLE OUTPUT PIN REGISTERS

Register	S1RP Pin	I/O Port	
RPOR0<5:0>	S1RP32	Port Pin S1RB0	
RPOR0<13:8>	S1RP33	Port Pin S1RB1	
RPOR1<5:0>	S1RP34	Port Pin S1RB2	
RPOR1<13:8>	S1RP35	Port Pin S1RB3	
RPOR2<5:0>	S1RP36	Port Pin S1RB4	
RPOR2<13:8>	S1RP37	Port Pin S1RB5	
RPOR3<5:0>	S1RP38	Port Pin S1RB6	
RPOR3<13:8>	S1RP39	Port Pin S1RB7	
RPOR4<5:0>	S1RP40	Port Pin S1RB8	
RPOR4<13:8>	S1RP41	Port Pin S1RB9	
RPOR5<5:0>	S1RP42	Port Pin S1RB10	
RPOR5<13:8>	S1RP43	Port Pin S1RB11	
RPOR6<5:0>	S1RP44	Port Pin S1RB12	
RPOR6<13:8>	S1RP45	Port Pin S1RB13	
RPOR7<5:0>	S1RP46	Port Pin S1RB14	
RPOR7<13:8>	S1RP47	Port Pin S1RB15	
RPOR8<5:0>	S1RP48	Port Pin S1RC0	
RPOR8<13:8>	S1RP49	Port Pin S1RC1	
RPOR9<5:0>	S1RP50	Port Pin S1RC2	
RPOR9<13:8>	S1RP51	Port Pin S1RC3	
RPOR10<5:0>	S1RP52	Port Pin S1RC4	
RPOR10<13:8>	S1RP53	Port Pin S1RC5	
RPOR11<5:0>	S1RP54	Port Pin S1RC6	
RPOR11<13:8>	S1RP55	Port Pin S1RC7	
RPOR12<5:0>	S1RP56	Port Pin S1RC8	
RPOR12<13:8>	S1RP57	Port Pin S1RC9	
RPOR13<5:0>	S1RP58	Port Pin S1RC10	
RPOR13<13:8>	S1RP59	Port Pin S1RC11	
RPOR14<5:0>	S1RP60	Port Pin S1RC12	
RPOR14<13:8>	S1RP61	Port Pin S1RC13	
RPOR15<5:0>	S1RP62	Port Pin S1RC14	
RPOR15<13:8>	S1RP63	Port Pin S1RC15	
RPOR16<5:0>	S1RP64	Port Pin S1RD0	
RPOR16<13:8>	S1RP65	Port Pin S1RD1	
RPOR17<5:0>	S1RP66	Port Pin S1RD2	
RPOR17<13:8>	S1RP67	Port Pin S1RD3	
RPOR18<5:0>	S1RP68	Port Pin S1RD4	
RPOR18<13:8>	S1RP69	Port Pin S1RD5	
RPOR19<5:0>	S1RP70	Port Pin S1RD6	
RPOR19<13:8>	S1RP71	Port Pin S1RD7	
	S1RP181-S1RP176	Reserved	
RPOR20<5:0>	S1RP170	Virtual Pin S1RPV0	
RPOR20<13:8>	S1RP171	Virtual Pin S1RPV1	
RPOR21<5:0>	S1RP172	Virtual Pin S1RPV2	
RPOR21<13:8>	S1RP173 Virtual Pin S1RPV3		
RPOR22<5:0>	S1RP174	Virtual Pin S1RPV4	
RPOR22<13:8>	S1RP175	Virtual Pin S1RPV5	

REGISTER 4-72: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP57R5	RP57R4	RP57R3	RP57R2	RP57R1	RP57R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP56R5	RP56R4	RP56R3	RP56R2	RP56R1	RP56R0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8 RP57R<5:0>: Peripheral Output Function is Assigned to S1RP57 Output Pin bits

(see Table 4-31 for peripheral function numbers)

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 RP56R<5:0>: Peripheral Output Function is Assigned to S1RP56 Output Pin bits

(see Table 4-31 for peripheral function numbers)

REGISTER 4-73: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP59R5	RP59R4	RP59R3	RP59R2	RP59R1	RP59R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP58R5	RP58R4	RP58R3	RP58R2	RP58R1	RP58R0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 RP59R<5:0>: Peripheral Output Function is Assigned to S1RP59 Output Pin bits

(see Table 4-31 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP58R<5:0>: Peripheral Output Function is Assigned to S1RP58 Output Pin bits

(see Table 4-31 for peripheral function numbers)

REGISTER 4-89: ADCON4L: ADC CONTROL REGISTER 4 LOW

U-0	U-0	U-0	U-0	U-0	U-0	r-0	r-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	_	_	_	_	SAMC1EN	SAMC0EN
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0' bit 9-8 Reserved: Must be written as '0' bit 7-2 Unimplemented: Read as '0'

bit 1 SAMC1EN: Dedicated ADC Core 1 Conversion Delay Enable bit

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCORE1L register

0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle

flext core clock cycle

bit 0 SAMC0EN: Dedicated ADC Core 0 Conversion Delay Enable bit

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCOREOL register

0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle

REGISTER 4-91: ADCON5L: ADC CONTROL REGISTER 5 LOW

HSC/R-0	U-0	U-0	U-0	U-0	U-0	HSC/R-0	HSC/R-0
SHRRDY	_	_	_	_	_	C1RDY	C0RDY
bit 15							bit 8

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
SHRPWR	_	_	_	_	_	C1PWR	C0PWR
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	U = Unimplemented bit, read as '0'					
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15 SHRRDY: Shared ADC Core Ready Flag bit

1 = ADC core is powered and ready for operation

0 = ADC core is not ready for operation

bit 14-10 Unimplemented: Read as '0'

bit 9 C1RDY: Dedicated ADC Core 1 Ready Flag bit

1 = ADC Core 1 is powered and ready for operation

0 = ADC Core 1 is not ready for operation

bit 8 **CORDY:** Dedicated ADC Core 0 Ready Flag bit

1 = ADC Core 0 is powered and ready for operation

0 = ADC Core 0 is not ready for operation

bit 7 SHRPWR: Shared ADC Core Power Enable bit

1 = ADC core is powered

0 = ADC core is off

bit 6-2 **Unimplemented:** Read as '0'

bit 1 C1PWR: Dedicated ADC Core 1 Power Enable bit

1 = ADC Core 1 is powered 0 = ADC Core 1 is off

bit 0 COPWR: Dedicated ADC Core 0 Power Enable bit

1 = ADC Core 0 is powered 0 = ADC Core 0 is off

6.0 OSCILLATOR WITH HIGH-FREQUENCY PLL

Note 1: This data sheet summarizes the features of the dsPIC33CH128MP508 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator Module with High-Speed PLL" (DS70005255) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).


The dsPIC33CH128MP508 family oscillator with high-frequency PLL includes these characteristics:

- · Master and Core Subsystems
- Internal and External Oscillator Sources Shared between Master and Slave Cores

- Master and Slave Independent On-Chip Phase-Locked Loop (PLL) to Boost Internal Operating Frequency on Select Internal and External Oscillator Sources
- Master and Slave Independent Auxiliary PLL (APLL) Clock Generator to Boost Operating Frequency for Peripherals
- Master and Slave Independent Doze mode for System Power Savings
- Master and Slave Independent Scalable Reference Clock Output (REFCLKO)
- On-the-Fly Clock Switching between Various Clock Sources
- Fail-Safe Clock Monitoring (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown

A block diagram of the dsPIC33CH128MP508 oscillator system is shown in Figure 6-1.

FIGURE 6-1: MASTER AND SLAVE CORE SHARED CLOCK SOURCES BLOCK DIAGRAM



REGISTER 9-22: PGXLEBH: PWM GENERATOR x LEADING-EDGE BLANKING REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	PWMPCI2 ⁽¹⁾	PWMPCI1 ⁽¹⁾	PWMPCI0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_	PHR	PHF	PLR	PLF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10-8 **PWMPCI<2:0>:** PWM Source for PCI Selection bits⁽¹⁾

111 = PWM Generator #8 output is made available to PCI logic

110 = PWM Generator #7 output is made available to PCI logic

101 = PWM Generator #6 output is made available to PCI logic

100 = PWM Generator #5 output is made available to PCI logic

011 = PWM Generator #4 output is made available to PCI logic

010 = PWM Generator #3 output is made available to PCI logic

001 = PWM Generator #2 output is made available to PCI logic

000 = PWM Generator #1 output is made available to PCI logic

bit 7-4 Unimplemented: Read as '0'

bit 3 PHR: PWMxH Rising bit

1 = Rising edge of PWMxH will trigger the LEB duration counter

0 = LEB ignores the rising edge of PWMxH

bit 2 PHF: PWMxH Falling bit

1 = Falling edge of PWMxH will trigger the LEB duration counter

0 = LEB ignores the falling edge of PWMxH

bit 1 PLR: PWMxL Rising bit

1 = Rising edge of PWMxL will trigger the LEB duration counter

0 = LEB ignores the rising edge of PWMxL

bit 0 PLF: PWMxL Falling bit

1 = Falling edge of PWMxL will trigger the LEB duration counter

0 = LEB ignores the falling edge of PWMxL

Note 1: The selected PWM Generator source does not affect the LEB counter. This source can be optionally used as a PCI input, PCI qualifier, PCI terminator or PCI terminator qualifier (see the description in Register 9-17 and Register 9-18 for more information).

REGISTER 11-5: DACxCONL: DACx CONTROL LOW REGISTER (CONTINUED)

bit 10 CBE: Comparator Blank Enable bit

- 1 = Enables the analog comparator output to be blanked (gated off) during the recovery transition following the completion of a slope operation
- 0 = Disables the blanking signal to the analog comparator; therefore, the analog comparator output is always active
- bit 9 DACOEN: DACx Output Buffer Enable bit
 - 1 = DACx analog voltage is connected to the DACOUT pin
 - 0 = DACx analog voltage is not connected to the DACOUT pin
- bit 8 FLTREN: Comparator Digital Filter Enable bit
 - 1 = Digital filter is enabled
 - 0 = Digital filter is disabled
- bit 7 CMPSTAT: Comparator Status bits
 - The current state of the comparator output including the CMPPOL selection.
- bit 6 CMPPOL: Comparator Output Polarity Control bit
 - 1 = Output is inverted
 - 0 = Output is non-inverted
- bit 5-3 INSEL<2:0>: Comparator Input Source Select bits

Master

- 111 = Reserved
- 110 = Reserved
- 101 = SPGA2 output
- 100 = SPGA1 output
- 011 = CMPxD input pin
- 010 = SPGA3 output
- 001 = CMPxB input pin
- 000 = CMPxA input pin

Slave

- 111 = Reserved
- 110 = Reserved
- 101 = SPGA2 output
- 100 = SPGA1 output
- 011 = S1CMPxD input pin
- 010 = SPGA3 output
- 001 = S1CMPxB input pin
- 000 = S1CMPxA input pin
- bit 2 HYSPOL: Comparator Hysteresis Polarity Select bit
 - ${\tt 1}$ = Hysteresis is applied to the falling edge of the comparator output
 - 0 = Hysteresis is applied to the rising edge of the comparator output
- bit 1-0 **HYSSEL<1:0>:** Comparator Hysteresis Select bits
 - 11 = 45 mv hysteresis
 - 10 = 30 mv hysteresis
 - 01 = 15 mv hysteresis
 - 00 = No hysteresis is selected
- Note 1: Changing these bits during operation may generate a spurious interrupt.
 - 2: The edge selection is a post-polarity selection via the CMPPOL bit.

REGISTER 11-6: DACxDATH: DACx DATA HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACDA	T<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACDA	\T<7:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 15-0 DACDAT<15:0>: DACx Data bits

This register specifies the high DACx data value.

REGISTER 11-7: DACxDATL: DACx DATA LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLO\	N<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DACLOW<7:0>							
bit 7					bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 15-0 DACLOW<15:0>: DACx Low Data bits

In Hysteretic mode, Slope Generator mode and Triangle mode, this register specifies the low data value and/or limit for the DACx module.

SPIxCON2L: SPIx CONTROL REGISTER 2 LOW REGISTER 14-3:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_		WL	ENGTH<4:0> ⁽	1,2)	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set x = Bit is unknown -n = Value at POR '0' = Bit is cleared

bit 15-5 Unimplemented: Read as '0'

WLENGTH<4:0>: Variable Word Length bits(1,2) bit 4-0

11111 = 32-bit data

11110 = 31-bit data

11101 = 30-bit data

11100 = 29-bit data

11011 = 28-bit data

11010 = 27-bit data

11001 = 26-bit data

11000 = 25-bit data

10111 = 24-bit data

10110 = 23-bit data

10101 = 22-bit data

10100 **= 21-bit data**

10011 **= 20-bit data**

10010 = **19-bit data**

10001 = 18-bit data

10000 = 17-bit data

01111 = 16-bit data 01110 = 15-bit data

01101 = 14-bit data

01100 = 13-bit data

01011 = 12-bit data

01010 = 11-bit data

01001 = 10-bit data

01000 **= 9-bit data**

00111 = 8-bit data

00110 = 7-bit data 00101 = 6-bit data

00100 = 5-bit data

00011 = 4-bit data

00010 = 3-bit data

00001 = 2-bit data

00000 = See MODE<32,16> bits in SPIxCON1L<11:10>

Note 1: These bits are effective when AUDEN = 0 only.

2: Varying the length by changing these bits does not affect the depth of the TX/RX FIFO.

21.5 Regulator Control and Sleep Mode

As shown in Figure 21-1, both VREG1 and VREG2 together, share the total load for the Master and Slave.

The PLL for the Master and Slave is powered using a separate regulator, as shown for VREG3 (VREGPLL). The output voltages of these regulators can be controlled by the user, which gives eligibility to save power during Sleep mode.

As shown in Register 21-34, there are two control bits, VREGxOV<1:0>, to control the output voltages of these regulators. VREGCON<15> should be set to put the regulator in Low-Power mode before going to Sleep.

Before going to Sleep, the voltage regulator should be changed to 1V (or 0.8V). The voltage regulators communicate to the Slave or Master depending on the scenario below.

REGISTER 21-34: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER

r-0	U-0						
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	VREG30V1	VREG3OV0	VREG2OV1	VREG2OV0	VREG10V1	VREG10V0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **Reserved:** Maintain as '0' bit 14-6 **Unimplemented:** Read as '0'

bit 5-4 VREG3OV<1:0>: Low-Power Mode Enable bits

11/00 = VOUT = 1.5 * VBG = 1.2V 10 = VOUT = 1.25 * VBG = 1.0V 01 = VOUT = VBG = 0.8V

bit 3-2 **VREG2OV<1:0>:** Low-Power Mode Enable bits


11/00 = VOUT = 1.5 * VBG = 1.2V 10 = VOUT = 1.25 * VBG = 1.0V 01 = VOUT = VBG = 0.8V

bit 1-0 VREG10V<1:0>: Low-Power Mode Enable bits

11/00 = VOUT = 1.5 * VBG = 1.2V 10 = VOUT = 1.25 * VBG = 1.0V 01 = VOUT = VBG = 0.8V

36-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M5) - 5x5 mm Body [UQFN] With Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	IILLIMETER:	S
Dimension	Dimension Limits			MAX
Number of Terminals	N		36	
Pitch	е		0.40 BSC	
Overall Height	Α	0.50	0.55	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.152 REF	
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.60	3.70	3.80
Overall Width	Е		5.00 BSC	
Exposed Pad Width	E2	3.60	3.70	3.80
Terminal Width	b	0.15	0.20	0.25
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K		0.25 REF	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-436A-M5 Sheet 2 of 2

SLPxCONL (DACx Slope Control Low)	562	Slave CPU	26
SLPxDAT (DACx Slope Data)		Addressing Modes	26
SPIxCON1H (SPIx Control 1 High)		Control/Status Registers	26 ⁻
SPIxCON1L (SPIx Control 1 Low)		Data Space Addressing	
SPIxCON2L (SPIx Control 2 Low)		Instruction Set	
SPIxIMSKH (SPIx Interrupt Mask High)		Programmer's Model	
SPIxIMSKL (SPIx Interrupt Mask Low)		Register Descriptions	
SPIxSTATH (SPIx Status High)		Registers	
SPIxSTATL (SPIx Status Low)		Resources	
SR (CPU STATUS)41, 104, 26		Slave I/O Ports	
SRMWFDATA (Slave Read (Master Write)	77, 323	5V Input Tolerant Ports	
FIFO Data)	120	Configuring Analog/Digital Port Pins	
SWMRFDATA (Slave Write (Master Read)	420	Control/Status Registers	
	400		
FIFO Data)		Helpful Tips	
T1CON (Timer1 Control)		Open-Drain Configuration	
TRISx (Output Enable for PORTx Register)		Parallel I/O (PIO)	
TRISx (Output Enable for PORTx)		Pin and ANSELx Availability	
UxBRG (UARTx Baud Rate)		Resources	
UxBRGH (UARTx Baud Rate High)		Write/Read Timing	
UxINT (UARTx Interrupt)		Slave Interrupt Controller	
UxMODE (UARTx Configuration)		Control/Status Registers	
UxMODEH (UARTx Configuration High)		Interrupt Vector Details	
UxP1 (UARTx Timing Parameter 1)		Interrupt Vector Table (IVT)	
UxP2 (UARTx Timing Parameter 2)		Reset Sequence	314
UxP3 (UARTx Timing Parameter 3)	598	Resources	322
UxP3H (UARTx Timing Parameter 3 High)		Slave Memory Organization	
UxRXCHK (UARTx Receive Checksum)	600	Slave PRAM Program Memory	
UxRXREG (UARTx Receive Buffer)	595	Control/Status Registers	303
UxSCCON (UARTx Smart Card Configuration)	601	Dual Partition Considerations	30
UxSCINT (UARTx Smart Card Interrupt)	602	Error Correcting Code (ECC)	302
UxSTA (UARTx Status)	590	Control/Status Registers	30
UxSTAH (UARTx Status High)		Fault Injection	302
UxTXCHK (UARTx Transmit Checksum)	599	Master to Slave Image Loading (MSIL)	300
UxTXREG (UARTx Transmit Buffer)		Programming Operations	
VELxCNTH (Velocity x Counter High)		RTSP Operation	
VELxCNTL (Velocity x Counter Low)		Slave Remappable Output Pin Registers	
VELxHLDH (Velocity x Counter Hold High)		Slave Remappable Pin Inputs	
VELxHLDL (Velocity x Counter Hold Low)		Slave Resets	
VREGCON (Voltage Regulator Control)		Brown-out Reset (BOR)	
WDTCONH (Watchdog Timer Control High)		Configuration Mismatch Reset (CM)	
WDTCONL (Watchdog Timer Control Low)		Control Register	
Regulator Control		Illegal Condition Reset (IOPUWR)	
Sleep Mode	702	Illegal Opcode	
Revision History		Security	
TCVISION FIRSTORY	751	Uninitialized W Register	
S		Master Clear (MCLR) Pin Reset	
Serial Peripheral Interface (SPI)	605	Power-on Reset (POR)	
Control/Status Registers		RESET Instruction (SWR)	
Overview		Resources	
Serial Peripheral Interface. See SPI.	003		
Single-Edge Nibble Transmission (SENT)	622	Trap Conflict Reset (TRAPR)	
• • • • • • • • • • • • • • • • • • • •		Watchdog Timer Time-out Reset (WDTO)	310
Control/Status Registers		Slave SFR Block	
Overview		000h	
Protocol Data Frames		100h	
Receive Mode		200h	
Configuration		300h	
Transmit Mode		400h	280
Configuration	635	800h	28
Single-Edge Nibble Transmission for		900h	28
Automotive Applications	633	A00h	282
Single-Edge Nibble Transmission. See SENT.		B00h	283
		C00h	28
		D00h	28
		E00h	28
		F00h	284

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017-2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3175-6