

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
Speed	180MHz, 200MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	27
Program Memory Size	88KB (88K x 8)
Program Memory Type	FLASH, PRAM
EEPROM Size	
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-UFQFN Exposed Pad
Supplier Device Package	36-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch64mp203-i-m5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33CH128MP508 FAMILY

Pin Diagrams (Continued)




TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	-------------------------------------

Pin Name ⁽¹⁾	Pin Type	Buffer Type	PPS	Description			
MCLR/S1MCLR1/S1MCLR2/ S1MCLR3	I/P	ST	No	Master <u>Clear (Res</u> et) input. This pin is an active-low Reset to t device. S1MCLRx is valid only for slave debug in Dual Debug mode.			
AVDD	Р	Ρ	No	Positive supply for analog modules. This pin must be connected at a times.			
AVss	Р	Р	No	Ground reference for analog modules. This pin must be connected at all times.			
Vdd	Р		No	Positive supply for peripheral logic and I/O pins			
Vss	Р	_	No	Ground reference for logic and I/O pins			
Legend: CMOS = CMOS compatible input or output Analog = Analog input P = Power							

ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog inputP = PoweO = OutputI = InputTTL = TTL input buffer

Note 1: Not all pins are available in all package variants. See the "Pin Diagrams" section for pin availability.

2: These pins are remappable as well as dedicated. Some of the pins are associated with the Slave function and have S1 attached to the beginning of the name. For example, AN0 for the Slave is S1AN0.

3: S1 attached to the beginning of the name indicates the Slave feature for that function. For example, AN0 for the Slave is S1AN0.

REGISTER 3-28: CNPUX: CHANGE NOTIFICATION PULL-UP ENABLE FOR PORTX REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNPL	Jx<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNP	Ux<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 CNPUx<15:0>: Change Notification Pull-up Enable for PORTx bits

1 = The pull-up for PORTx[n] is enabled – takes precedence over the pull-down selection

0 = The pull-up for PORTx[n] is disabled

REGISTER 3-29: CNPDx: CHANGE NOTIFICATION PULL-DOWN ENABLE FOR PORTx REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CNPDx<15:8>								
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CNPDx<7:0>									
bit 7	bit 7 bit 0								

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 CNPDx<15:0>: Change Notification Pull-Down Enable for PORTx bits

1 = The pull-down for PORTx[n] is enabled (if the pull-up for PORTx[n] is not enabled)

0 = The pull-down for PORTx[n] is disabled

REGISTER 3-30: CNCONX: CHANGE NOTIFICATION CONTROL FOR PORTX REGISTER

R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	
ON		—		CNSTYLE	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
		<u> </u>	—	<u> </u>	—	<u> </u>	—	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	<pre>/ = Writable bit U = Unimplemented bit, read as '0'</pre>					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	ON: Change	Notification (CN	I) Control for	PORTx On bit				
	1 = CN is ena 0 = CN is disa							
bit 14-12	Unimplemen	ted: Read as ')'					
bit 11	CNSTYLE: C	hange Notificat	ion Style Sele	ection bit				
 1 = Edge style (detects edge transitions, CNFx<15:0> bits are used for a Change Notification event) 0 = Mismatch style (detects change from last port read, CNSTATx<15:0> bits are used for a Change Notification event) 								
bit 10-0 Unimplemented: Read as '0'								

REGISTER 3-31: CNEN0x: INTERRUPT CHANGE NOTIFICATION ENABLE FOR PORTX REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNEN0	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNEN)x<7:0>			
bit 7							bit 0
Legend:							

=ogona.					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **CNEN0x<15:0>:** Interrupt Change Notification Enable for PORTx bits 1 = Interrupt-on-change (from the last read value) is enabled for PORTx[n] 0 = Interrupt-on-change is disabled for PORTx[n]

DS70005319B-page 120

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| U2DSRR7 | U2DSRR6 | U2DSRR5 | U2DSRR4 | U2DSRR3 | U2DSRR2 | U2DSRR1 | U2DSRR0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
U2RXR7	U2RXR6	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0
Legend:							

REGISTER 3-53: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

 bit 15-8
 U2DSRR<7:0>: Assign UART2 Data-Set-Ready (U2DSR) to the Corresponding RPn Pin bits See Table 3-30.

 bit 7-0
 U2RXR<7:0>: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits

See Table 3-30.

REGISTER 3-54: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SCK1R7 | SCK1R6 | SCK1R5 | SCK1R4 | SCK1R3 | SCK1R2 | SCK1R1 | SCK1R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SDI1R7 | SDI1R6 | SDI1R5 | SDI1R4 | SDI1R3 | SDI1R2 | SDI1R1 | SDI1R0 |
| bit 7 | • | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 SCK1R<7:0>: Assign SPI1 Clock Input (SCK1IN) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 **SDI1R<7:0>:** Assign SPI1 Data Input (SDI1) to the Corresponding RPn Pin bits See Table 3-30.

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| REFOIR7 | REFOIR6 | REFOIR5 | REFOIR4 | REFOIR3 | REFOIR2 | REFOIR1 | REFOIR0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
| SS1R7 | SS1R6 | SS1R5 | SS1R4 | SS1R3 | SS1R2 | SS1R1 | SS1R0 |

REGISTER 3-55: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 **REFOIR<7:0>:** Assign Reference Clock Input (REFOI) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 **SS1R<7:0>:** Assign SPI1 Slave Select (SS1) to the Corresponding RPn Pin bits See Table 3-30.

REGISTER 3-56: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SCK2R7 | SCK2R6 | SCK2R5 | SCK2R4 | SCK2R3 | SCK2R2 | SCK2R1 | SCK2R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SDI2R7 | SDI2R6 | SDI2R5 | SDI2R4 | SDI2R3 | SDI2R2 | SDI2R1 | SDI2R0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 SCK2R<7:0>: Assign SPI2 Clock Input (SCK2IN) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 **SDI2R<7:0>:** Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits See Table 3-30.

bit 7

bit 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	_	_	—	—	—	_	_		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			STEP2	<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-8	Unimplemen	ted: Read as ')'						
bit 7-0	STEP2<7:0>:	DMT Clear Tir	ner bits						
	00001000	•	e STEP1<7:0>	bits in the corre	ect sequence.	ner if preceded The write to the ng the counter I	se bits may be		
	All Other								
	Write Patterns	•				ain unchanged hese bits are cl			

REGISTER 3-93: DMTCLR: DEADMAN TIMER CLEAR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	-	—	—	—
bit 15							bit 8

HC/R-0	HC/R-0	HC/R-0	U-0	U-0	U-0	U-0	R-0
BAD1	BAD2	DMTEVENT	—	—	—	—	WINOPN
bit 7							bit 0

Legend:	HC = Hardware Clearable bit			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	BAD1: Deadman Timer Bad STEP1<7:0> Value Detect bit
	1 = Incorrect STEP1<7:0> value was detected 0 = Incorrect STEP1<7:0> value was not detected
bit 6	BAD2: Deadman Timer Bad STEP2<7:0> Value Detect bit
	1 = Incorrect STEP2<7:0> value was detected 0 = Incorrect STEP2<7:0> value was not detected
bit 5	DMTEVENT: Deadman Timer Event bit
	 1 = Deadman Timer event was detected (counter expired, or bad STEP1<7:0> or STEP2<7:0> value was entered prior to counter increment) 0 = Deadman Timer event was not detected
bit 4-1	Unimplemented: Read as '0'
bit 0	WINOPN: Deadman Timer Clear Window bit
	1 = Deadman Timer clear window is open
	0 = Deadman Timer clear window is not open

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_	—	—	_	_	—	EDGFLTEN	SID11EN	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	
		<u> </u>	—			TDCMOD1	TDCMOD0	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable b	it	U = Unimplei	mented bit, rea	d as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared x = Bit is unknown			
bit 15-10	Unimplemen	ted: Read as '0	,					
bit 9	EDGFLTEN:	Enable Edge Fil	tering During	Bus Integratio	n State bit			
	•	ring is enabled a	according to I	SO11898-1:20	15			
	-	ring is disabled		_				
bit 8		able 12-Bit SID			U			
	1 = RRS is used as SID11 in CAN FD base format messages: SID<11:0> = {SID<10:0>, SID11} 0 = Does not use RRS; SID<10:0>							
bit 7-2	Unimplemented: Read as '0'							
bit 1-0	TDCMOD<1:0>: Transmitter Delay Compensation Mode bits (Secondary Sample Point (SSP)) 10-11 = Auto: Measures delay and adds TSEG1<4:0> (C1DBTCFGH<4:0>), adds TDCO<6:0> 01 = Manual: Does not measure, uses TDCV<5:0> + TDCO<6:0> from register 00 = Disable							
	hia ragiatar aga a					>		

REGISTER 3-108: C1TDCH: CAN TRANSMITTER DELAY COMPENSATION REGISTER HIGH⁽¹⁾

Note 1: This register can only be modified in Configuration mode (OPMOD<2:0> = 100).

REGISTER 3-131: C1TXQCONL: CAN TRANSMIT QUEUE CONTROL REGISTER LOW

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—			FRESET	TXREQ	UINC
bit 15							bit 8
R-0	U-0	U-0	HS/C-0	U-0	R/W-0	U-0	R/W-0
TXEN	—		TXATIE		TXQEIE		TXQNIE
bit 7							bit (
Legend:		HS = Hardware	e Settable bit	C = Clearable	e bit		
R = Readab	ole bit	W = Writable b	it	U = Unimpler	mented bit, read	as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '0	,				
bit 10	FRESET: FIF	O Reset bit					
					ware when FIF	O is reset; us	er should po
		this bit is clear b	efore taking a	any action			
hit 0	0 = No effect		uggt bit				
bit 9	TXREQ: Mes	sage Send Req		will automatic	ally clear when	all the messar	nes queued i
bit 9	TXREQ: Mess 1 = Requests	sage Send Req s sending a mes	ssage; the bit	will automatic	ally clear when	all the messag	ges queued i
bit 9	TXREQ: Mess 1 = Requests the TXQ	sage Send Req	ssage; the bit / sent		-	all the messag	ges queued i
bit 9 bit 8	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing	sage Send Req s sending a mes are successfully	ssage; the bit / sent le set ('1') will		-	all the messag	ges queued i
	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm	sage Send Req s sending a mes are successfully the bit to '0' whi	ssage; the bit / sent le set ('1') will it	l request a me	ssage abort	all the messag	ges queued i
bit 8	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO	ssage; the bit / sent le set ('1') will it	l request a me	ssage abort	all the messag	ges queued in
	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm When this bit TXEN: TX En	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO	ssage; the bit / sent le set ('1') will it head will incr	l request a me	ssage abort	all the messag	ges queued in
bit 8 bit 7	TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm When this bit TXEN: TX En Unimplemen	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit	ssage; the bit / sent le set ('1') will it head will incr ,	l request a me	ssage abort ngle message.	all the messag	ges queued ir
bit 8 bit 7 bit 6-5	 TXREQ: Mess 1 = Requests the TXQ 0 = Clearing UINC: Increm When this bit TXEN: TX En Unimplement TXATIE: Tran 1 = Enables in 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 ismit Attempts Enterrupt	ssage; the bit / sent le set ('1') will it head will incr ,	l request a me	ssage abort ngle message.	all the messag	ges queued ir
bit 8 bit 7 bit 6-5 bit 4	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trans 1 = Enables in 0 = Disables in 	sage Send Req s sending a mes are successfully the bit to '0' whi ient Head/Tail bi is set, the FIFO able bit ted: Read as '0 ismit Attempts Enterrupt interrupt	ssage; the bit / sent le set ('1') will it head will incr , xhausted Inte	l request a me	ssage abort ngle message.	all the messag	ges queued ir
bit 8 bit 7 bit 6-5 bit 4 bit 3	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement 1 = Enables in 0 = Disables in Unimplement 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts E nterrupt interrupt ted: Read as '0	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued in
bit 8 bit 7 bit 6-5	 TXREQ: Messing 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Transing 1 = Enables in 0 = Disables in Unimplement TXQEIE: Transing 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts Enterrupt interrupt ted: Read as '0 nsmit Queue En	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte ,	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued in
bit 8 bit 7 bit 6-5 bit 4 bit 3	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trann 1 = Enables in 0 = Disables in Unimplement TXQEIE: Trans 1 = Interrupt is 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts E nterrupt interrupt ted: Read as '0	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte , npty Interrupt KQ empty	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued in
bit 8 bit 7 bit 6-5 bit 4 bit 3	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trann 1 = Enables in 0 = Disables in Unimplement TXQEIE: Trann 1 = Interrupt is 0 = Interrupt is 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts Enterrupt interrupt ted: Read as '0 nsmit Queue Enter s enabled for TX	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte , npty Interrupt XQ empty XQ empty	l request a me rement by a sir errupt Enable b	ssage abort ngle message.	all the messag	ges queued i
bit 8 bit 7 bit 6-5 bit 4 bit 3 bit 2	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Transistication 1 = Enables in 0 = Disables in Unimplement TXQEIE: Transistication 1 = Interrupt in 0 = Interrupt in 0 = Interrupt in 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 asmit Attempts Enterrupt interrupt ted: Read as '0 asmit Queue Enter s enabled for T2 s disabled for T2	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inte , npty Interrupt XQ empty XQ empty ,	l request a me rement by a sir errupt Enable b Enable bit	ssage abort ngle message.	all the messag	ges queued i
bit 8 bit 7 bit 6-5 bit 4 bit 3 bit 2 bit 1	 TXREQ: Mession 1 = Requests the TXQ 0 = Clearing UINC: Increment When this bit TXEN: TX En Unimplement TXATIE: Trann 1 = Enables in 0 = Disables in Unimplement TXQEIE: Trann 1 = Interrupt is 0 = Interrupt is 0 = Interrupt is 	sage Send Req s sending a mes are successfully the bit to '0' whi ent Head/Tail bi is set, the FIFO able bit ted: Read as '0 smit Attempts Enterrupt interrupt ted: Read as '0 nsmit Queue En s enabled for T2 s disabled for T2 s disabled for T2	ssage; the bit / sent le set ('1') will it head will incr , Exhausted Inter , Apty Interrupt XQ empty XQ empty , ot Full Interrup	l request a me rement by a sir errupt Enable b Enable bit	ssage abort ngle message.	all the messag	ges queued i

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit 0
Legend:		C = Clearable	bit				

REGISTER 4-17: CORCON: SLAVE CORE CONTROL REGISTER⁽¹⁾

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 VAR: Variable Exception Processing Latency Control bit

1 = Variable exception processing is enabled

0 = Fixed exception processing is enabled

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 4-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0
bit 7							bit 0

REGISTER 4-66: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP45R<5:0>: Peripheral Output Function is Assigned to S1RP45 Output Pin bits (see Table 4-31 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP44R<5:0>: Peripheral Output Function is Assigned to S1RP44 Output Pin bits (see Table 4-31 for peripheral function numbers)

REGISTER 4-67: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8**RP47R<5:0>:** Peripheral Output Function is Assigned to S1RP47 Output Pin bits
(see Table 4-31 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'

bit 5-0 **RP46R<5:0>:** Peripheral Output Function is Assigned to S1RP46 Output Pin bits (see Table 4-31 for peripheral function numbers)

REGISTER 4-99: ADEISTATL: ADC EARLY INTERRUPT STATUS REGISTER LOW

Legend:							
bit 7							bit 0
			EISTA	T<7:0>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
							bit 0
bit 15							bit 8
			EISTAT	<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EISTAT<15:0>: Early Interrupt Status for Corresponding Analog Inputs bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

REGISTER 4-100: ADEISTATH: ADC EARLY INTERRUPT STATUS REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	_	—	
bit 15						-	bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	-	EISTAT<20:16>					
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'


bit 4-0 EISTAT<20:16>: Early Interrupt Status for Corresponding Analog Inputs bits

1 = Early interrupt was generated

0 = Early interrupt was not generated since the last ADCBUFx read

dsPIC33CH128MP508 FAMILY

FIGURE 6-2: MASTER CORE OSCILLATOR SUBSYSTEM



R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
SLOPEN	_	—	_	HME ⁽¹⁾	TWME ⁽²⁾	PSE	_			
bit 15	•			·			bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	_	—	—	—				
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable bit	t	U = Unimplei	mented bit, read	l as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared					
bit 15	SLOPEN: Slope Function Enable/On bit									
		slope function								
		slope function; sl	•	ator is disabled	I to reduce powe	er consumption				
bit 14-12	-	nted: Read as '0'								
bit 11	HME: Hyster	etic Mode Enable	e bit ⁽¹⁾							
		Hysteretic mode								
		Hysteretic mode								
bit 10	TWME: Triar	ngle Wave Mode	Enable bit ⁽²⁾							
		Triangle Wave m								
	0 = Disables	Triangle Wave m	node for DAC	x						
bit 9	PSE: Positive Slope Mode Enable bit									
		ode is positive (in	υ,							
		ode is negative (d	•							
bit 8-0	Unimpleme	nted: Read as '0'								
Note 1: H	IME mode requ	ires the user to d	isable the slo	pe function (SI	OPEN = 0					

REGISTER 11-8: SLPxCONH: DACx SLOPE CONTROL HIGH REGISTER

- **Note 1:** HME mode requires the user to disable the slope function (SLOPEN = 0).
 - 2: TWME mode requires the user to enable the slope function (SLOPEN = 1).

REGISTER 13-3: UxSTA: UARTx STATUS REGISTER (CONTINUED)

bit 5	 ABDOVF: Auto-Baud Rate Acquisition Interrupt Flag bit (must be cleared by software) 1 = BRG rolled over during the auto-baud rate acquisition sequence (must be cleared in software) 0 = BRG has not rolled over during the auto-baud rate acquisition sequence
bit 4	CERIF: Checksum Error Interrupt Flag bit (must be cleared by software) 1 = Checksum error 0 = No checksum error
bit 3	 FERR: Framing Error Interrupt Flag bit 1 = Framing Error: Inverted level of the Stop bit corresponding to the topmost character in the buffer; propagates through the buffer with the received character a. No framing error.
bit 2	 0 = No framing error RXBKIF: Receive Break Interrupt Flag bit (must be cleared by software) 1 = A Break was received 0 = No Break was detected
bit 1	OERR: Receive Buffer Overflow Interrupt Flag bit (must be cleared by software) 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed
bit 0	 TXCIF: Transmit Collision Interrupt Flag bit (must be cleared by software) 1 = Transmitted word is not equal to the received word 0 = Transmitted word is equal to the received word

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
—	UTXISEL2	UTXISEL1	UTXISEL0	—	URXISEL2 ⁽¹⁾	URXISEL1(1)	URXISEL0 ⁽¹			
bit 15							bit 8			
HS/R/W-0	R/W-0	R/S-1	R-0	R-1	R-1	R/S-1	R-0			
TXWRE	STPMD	UTXBE	UTXBF	RIDLE	XON	URXBE	URXBF			
bit 7							bit (
Legend:		HS = Hardwar	e Settable bit	S = Settable	bit					
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unk	nown			
bit 15	Unimplement	ed: Read as 'o)'							
bit 14-12	UTXISEL<2:0	>: UART Trans	smit Interrupt S	elect bits						
	111 = Sets tra	insmit interrupt	when there is	one empty slo	ot left in the buffe	er				
	 010 - Sets tra	unemit interrunt	when there are	a six amntu sl	ots or more in th	o huffor				
					y slots or more in					
					slots in the buffe		empty			
bit 11	Unimplement	ed: Read as 'o)'							
bit 10-8	URXISEL<2:0>: UART Receive Interrupt Select bits ⁽¹⁾									
	111 = Triggers receive interrupt when there are eight words in the buffer; RX buffer is full									
					s or more in the					
bit 7	000 = Triggers receive interrupt when there is one word or more in the buffer TXWRE: TX Write Transmit Error Status bit									
	LIN and Parity	Modes:		was full or wh	en P2<8:0> = 0 (must be cleare	d by software			
	Address Detect 1 = A new byt by softwar	te was written w	vhen the buffer	was full or to	P1<8:0> when F	P1x was full (m	ust be cleare			
	0 = No error									
	Other Modes: 1 = A new byt 0 = No error	te was written v	when the buffer	was full (mu	st be cleared by	software)				
bit 6	STPMD: Stop Bit Detection Mode bit									
	1 = Triggers R	XIF at the end	of the last Stop		pending on the S	STSEL<1:0> se	etting) Stop b			
bit 5	 0 = Triggers RXIF in the middle of the first (or second, depending on the STSEL<1:0> setting) Stop bi UTXBE: UART TX Buffer Empty Status bit 									
		ouffer is empty; ouffer is not em	-	n UTXEN = 0	will reset the TX	FIFO Pointers	and counter			
bit 4	UTXBF: UART	T TX Buffer Ful	Il Status bit							
	1 = Transmit b 0 = Transmit b	ouffer is full ouffer is not full								
bit 3	RIDLE: Receiv	ve Idle bit								
	1 = UART RX									

REGISTER 13-4: UxSTAH: UARTx STATUS REGISTER HIGH

Note 1: The receive watermark interrupt is not set if PERIF or FERIF is set and the corresponding IE bit is set.

REGISTER 21-26: FS1OSC CONFIGURATION REGISTER (SLAVE)

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1			
_		_		_	_	_	—			
bit 23							bit 16			
U-1	U-1	U-1	U-1	U-1	U-1	U-1	r-1			
		—		—	—		—			
bit 15							bit 8			
R/PO-1	R/PO-1	U-1	U-1	U-1	R/PO-1	U-1	U-1			
S1FCKSM1	S1FCKSM0	—	—	—	S10SCIOFNC ⁽¹⁾	—	—			
bit 7							bit 0			
Legend: PO = Program Once bit r = R				r = Reserved	r = Reserved bit					
R = Readable	e bit	W = Writable bit		U = Unimple	mented bit, read as	'0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 23-9	Unimplemen	ted: Read as	1'							
bit 8	Reserved: M		1							
bit 7-6			itching and M	onitor Selectio	on Configuration bits					
		witching is disa	•		•					
		witching is ena								
		vitching is ena								
bit 5-3	Unimplemen	ted: Read as	1'							
bit 2	S10SCIOFN	C: OSCO Pin I	-unction bit (e	except in XT a	nd HS modes) ⁽¹⁾					
		the clock outp		·	,					
	0 = OSCO is the general purpose digital I/O pin									

bit 1-0 Unimplemented: Read as '1'

Note 1: The OSCO pin function is determined by the S1OSCIOFNC Configuration bit. If both the Master core OSCIOFNC and Slave core S1OSCIOFNC bits are set, the Master core OSCIOFNC bit has priority.

21.9 JTAG Interface

The dsPIC33CH128MP508 family devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface will be provided in future revisions of this document.

Note:	Refer to "Programming and Diagnostics"
	(DS70608) in the "dsPIC33/PIC24 Family
	Reference Manual" for further information on
	usage, configuration and operation of the
	JTAG interface.

21.10 In-Circuit Serial Programming™ (ICSP™)

The dsPIC33CH128MP508 family devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33CH128MP508 Family Flash Programming Specification" (DS70005285) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGC1 and PGD1
- PGC2 and PGD2
- PGC3 and PGD3

Note: Both Master core and Slave core can be used with MPLAB[®] ICD to debug at the same time. There are PGCx and PGDx pins dedicated for the Master core and Slave core (S1PGCx and S1PGDx) to make this possible. MCLR is the same for programming the Master core and the Slave core. S1MCLRx is used only when the Master and Slave are debugged simultaneously.

21.11 In-Circuit Debugger

When MPLAB[®] ICD 3 or the REAL ICE[™] emulator is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGCx (Emulation/Debug Clock) and PGDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGC1 and PGD1 Master Debug or Slave Debug
- PGC2 and PGD2 Master Debug or Slave Debug
- PGC3 and PGD3 Master Debug or Slave Debug for debugging Master and Slave simultaneously, two MPLAB ICD debuggers or the REAL ICE[™] emulator are required. This mode of debugging, where the Master and Slave are simultaneously <u>debugged</u>, is called the Dual Debug mode. <u>S1MCLRx and S1PGCx/S1PGDx are used only in</u> Dual Debug mode.

The Dual Debug mode of operation needs the following PGCx/PGDx pins:

- MCLR, PGC1 and PGD1 for Master Debug, and S1MCLR1, S1PGC1 and S1PGD1 for Slave Debug
- MCLR, PGC2 and PGD2 for Master Debug, and S1MCLR2, S1PGC2 and S1PGD2 for Slave Debug
- MCLR, PGC3 and PGD3 for Master Debug, and S1MCLR3, S1PGC3 and S1PGD3 for Slave Debug

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and the PGCx/PGDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two or five (in Dual Debug) I/O pins (PGCx and PGDx).

There are three modes of debugging the dual core family of dsPIC33CH128MP508:


- 1. Master Only Debug
- 2. Slave Only Debug
- 3. Dual Debug

21.11.1 MASTER ONLY DEBUG

In Master Only Debug, only the Master project will be debugged. There is no project for Slave or no Slave code. The main project will be for dsPIC33CHXXXMP50X/20X and the user has to use MCLR and PGCx/PGDx for debugging. This is similar to debugging any single core existing device.

80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		AILLIMETER	<u></u>
		N		3
Dimensior	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B