

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
Speed	180MHz, 200MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	88KB (88K x 8)
Program Memory Type	FLASH, PRAM
EEPROM Size	
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 23x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UQFN Exposed Pad
Supplier Device Package	28-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch64mp502-i-2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)


Pin Name ⁽¹⁾	Pin Type	Buffer Type	PPS	Description
TMS	Ι	ST	No	JTAG Test mode select pin
ТСК	I	ST	No	JTAG test clock input pin
TDI	I	ST	No	JTAG test data input pin
TDO	0	—	No	JTAG test data output pin
PCI8-PCI18/ S1PCI8-S1PCI18	Ι	ST	Yes	PWM Inputs 8 through 18
PWMEA-PWMED/ S1PWMEA-S1PWMED	0	—	Yes	PWM Event Outputs A through D
PCI19-PCI22/ S1PCI19-S1PCI22 ⁽³⁾	Т	ST	No	PWM Inputs 19 through 22
PWM1L-PWM4L/S1PWM1L/ S1PWM8L ⁽³⁾	0	—	No	PWM Low Outputs 1 through 8
PWM1H-PWM4H/ S1PWM1H-S1PWM8H ^(2,3)	0	_		PWM High Outputs 1 through 8
CLCINA-CLCIND/ S1CLCINA-S1CLCIND ⁽³⁾	I	ST	Yes	CLC Inputs A through D
CLC1OUT-CLC4OUT	0	_	Yes	CLC Outputs 1 through 4
CMP1	0		Yes	Comparator 1 output
CMP1A/ S1CMP1A-S1CMP3A ⁽³⁾	I	Analog	No	Comparator Channels 1A through 3A inputs
CMP1B/ S1CMP1B-S1CMP3B ⁽³⁾	I	Analog	No	Comparator Channels 1B through 3B inputs
CMP1D/ S1CMP1D-S1CMP3D ⁽³⁾	I	Analog	No	Comparator Channels 1D through 3D inputs
DACOUT	0	_	No	DAC output voltage
IBIAS3, IBIAS2, IBIAS1, IBIAS0/ISRC3, ISRC2, ISRC1, ISRC0	0	Analog	No	Constant-Current Outputs 0 through 3
S1PGA1P2	I	Analog	No	PGA1 Positive Input 2
S1PGA1N2	I	Analog	No	PGA1 Negative Input 2
S1PGA2P2	1	Analog	No	PGA2 Positive Input 2
S1PGA2N2	1	Analog	No	PGA2 Negative Input 2
S1PGA3P1-S1PGA3P2	1	Analog	No	PGA3 Positive Inputs 1 through 2
S1PGA3N2		Analog		PGA3 Negative Input 2
PGD1/S1PGD1 ⁽³⁾	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 1
PGC1/S1PGC1 ⁽³⁾	1	ST	No	Clock input pin for Programming/Debugging Communication Channel 1
PGD2/S1PGD2 ⁽³⁾	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 2
PGC2/S1PGC2 ⁽³⁾	1	ST	No	Clock input pin for Programming/Debugging Communication Channel 2
PGD3/S1PGD3 ⁽³⁾ PGC3/S1PGC3 ⁽³⁾	I/O I	ST ST	No No	Data I/O pin for Programming/Debugging Communication Channel 3 Clock input pin for Programming/Debugging Communication Channel 3
Legend: CMOS = CMOS co ST = Schmitt Trigge PPS = Peripheral P	er inpu [.] 'in Sele	t with CN ect	/IOS le	put Analog = Analog input P = Power

Note 1: Not all pins are available in all package variants. See the "Pin Diagrams" section for pin availability.

2: These pins are remappable as well as dedicated. Some of the pins are associated with the Slave function and have S1 attached to the beginning of the name. For example, AN0 for the Slave is S1AN0.

3: S1 attached to the beginning of the name indicates the Slave feature for that function. For example, AN0 for the Slave is S1AN0.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



$$f = \frac{1}{2}$$
 (i.e., ADC Conversion Rate.

$$f = \frac{1}{(2\pi\sqrt{LC})}$$

$$L = \left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$$

2.2.1 BULK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a bulk capacitor for integrated circuits, including DSCs, to supply a local power source. The value of the bulk capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the bulk capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- · Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components, as shown in Figure 2-2, within one-quarter inch (6 mm) from the MCLR pin.





FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



ACLR from the external capacitor, C, in the event of MCLR pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—			
bit 7							bit 0			
Legend:	1.11		1.11			(0)				
R = Readable		W = Writable		-	ented bit, read					
-n = Value at F	VOR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unk	nown			
bit 15	NSTDIS: Inte	errupt Nesting	Disable bit							
2.1.10		nesting is disa								
	•	nesting is ena								
bit 14	OVAERR: A	ccumulator A (Overflow Trap F	-lag bit						
	 1 = Trap was caused by an overflow of Accumulator A 0 = Trap was not caused by an overflow of Accumulator A 									
h# 40	-		-		A					
bit 13			Overflow Trap I	•						
	 1 = Trap was caused by an overflow of Accumulator B 0 = Trap was not caused by an overflow of Accumulator B 									
bit 12	-		-	Overflow Trap F						
			•	erflow of Accum	•					
				c overflow of Ac						
bit 11			tor B Catastrophic Overflow Trap Flag bit							
	 1 = Trap was caused by a catastrophic overflow of Accumulator B 0 = Trap was not caused by a catastrophic overflow of Accumulator B 									
bit 10	-				cumulator B					
bit 10	OVATE: Accumulator A Overflow Trap Enable bit									
	1 = Trap overflow of Accumulator A 0 = Trap is disabled									
bit 9	OVBTE: Acc	cumulator B O	verflow Trap En	able bit						
	1 = Trap ove	erflow of Accun	nulator B							
		0 = Trap is disabled								
bit 8			flow Trap Enal							
			low of Accumu	lator A or B is ei	nabled					
bit 7	0 = Trap is d		lator Error Stat	us hit						
				alid accumulator	shift					
			•	invalid accumul						
		-	-							

REGISTER 3-18: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2CTSR7	U2CTSR6	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

REGISTER 3-59: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

bit 15-8 **U2CTSR<7:0>:** Assign UART2 Clear-to-Send (U2CTS) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 Unimplemented: Read as '0'

REGISTER 3-60: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCI17R7	PCI17R6	PCI17R5	PCI17R4	PCI17R3	PCI17R2	PCI17R1	PCI17R0
bit 15		•					bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

bit 15-8 **PCI17R<7:0>:** Assign PWM Input 17 (PCI17) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 Unimplemented: Read as '0'

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
IVMIE	WAKIE	CERRIE	SERRIE	RXOVIE	TXATIE	_	_			
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	—	TEFIE	MODIE	TBCIE	RXIE	TXIE			
bit 7							bit 0			
Legend:										
R = Readable		W = Writable b	oit		mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
				.,						
bit 15		d Message Inter	-	It						
		essage interrupt essage interrupt								
bit 14		Wake-up Activit		able bit						
		activity interrup								
		Activity Interrup								
it 13 CERRIE: CAN Bus Error Interrupt Enable bit										
		error interrupt is								
L:1 40		error interrupt is								
bit 12	-	stem Error Interr	-							
		error interrupt is								
bit 11	-	ceive Buffer Ove		t Enable bit						
	1 = Receive	buffer overflow i	nterrupt is ena	abled						
		buffer overflow i	•							
bit 10		nsmit Attempt In	•	e bit						
		attempt interrup attempt interrup								
bit 9-5		nted: Read as '0								
bit 4	•	smit Event FIFO		hle hit						
		 1 = Transmit event FIFO interrupt is enabled 0 = Transmit event FIFO interrupt is disabled 								
bit 3	MODIE: Mod	le Change Interr	upt Enable bit							
		ange interrupt is								
		0 = Mode change interrupt is disabled								
bit 2	TBCIE: CAN Timer Interrupt Enable bit 1 = CAN timer interrupt is enabled									
		er interrupt is en er interrupt is dis								
bit 1		ve Object Interru								
		object interrupt i								
	0 = Receive	object interrupt i	s disabled							
bit 0	TXIE: Transn	nit Object Interru	ipt Enable bit							
		object interrupt								
	0 = Transmit	object interrupt	is disabled							

REGISTER 3-116: C1INTH: CAN INTERRUPT REGISTER HIGH

REGISTER 3-122: C1TXIFH: CAN TRANSMIT INTERRUPT STATUS REGISTER HIGH⁽¹⁾

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF<	:31:24>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TFIF<	23:16>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable bit		U = Unimpleme	ented bit, re	ad as 'O'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15-0 TFIF<31:16>: Unimplemented

Note 1: C1TXIFH: FIFO: TFIFx = 'or' of the enabled TX FIFO flags (flags need to be cleared in the FIFO register).

REGISTER 3-123: C1TXIFL: CAN TRANSMIT INTERRUPT STATUS REGISTER LOW⁽¹⁾

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TFIF∙	<15:8>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			TFIF<	:7:0> ⁽²⁾				
bit 7							bit 0	
Legend:								
R = Readable b	Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown	

bit 15-8 **TFIF<15:8>:** Unimplemented

bit 7-0 **TFIF<7:0>:** Transmit FIFO/TXQ Interrupt Pending bits⁽²⁾

1 = One or more enabled transmit FIFO/TXQ interrupts are pending

0 = No enabled transmit FIFO/TXQ interrupts are pending

Note 1: C1TXIFL: FIFO: TFIFx = 'or' of the enabled TX FIFO flags (flags need to be cleared in the FIFO register).
 2: TFIF0 is for the transmit queue.

REGISTER 3-151: C1FLTCONxH: CAN FILTER CONTROL REGISTER x HIGH (x = 0 TO 3;

R/W-0								
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLTENd		— — FdBP4 FdBP3 FdBP2 FdBP1						
bit 15							bit 8	
D 444 A			D 444 0	D M M A	D 444 0	D 444 0		
R/W-0 FLTENc	U-0	U-0	R/W-0 FcBP4	R/W-0	R/W-0	R/W-0	R/W-0 FcBP0	
bit 7	—	—	ГСБР4	FcBP3	FcBP2	FcBP1	bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15	FLTENd: Er 1 = Filter is 0 = Filter is		Accept Messag	ges bit				
bit 14-13	Unimpleme	nted: Read as '	0'					
bit 12-8	FdBP<4:0>	: Pointer to Obje	ect When Filter	d Hits bits				
	00111 = Me 00110 = Me	L000 = Reserve essage matching essage matching	filter is stored					
	00001 = Me	essage matching essage matching eserved; Object (filter is stored	in Object 1	ceive message	es		
bit 7		hable Filter c to /			C			
	1 = Filter is 0 = Filter is							
bit 6-5	Unimpleme	ented: Read as '	0'					
bit 4-0		: Pointer to Obje		c Hits bits				
	00111 = M	L000 = Reserve essage matchin essage matching	g filter is stored					
	00001 = M e	essage matching essage matching eserved; Object (filter is stored	in Object 1	ceive message	es		

4.1.6 CPU RESOURCES

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

4.1.6.1 Key Resources

- "dsPIC33E Enhanced CPU" (DS70005158) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ICM3R7 | ICM3R6 | ICM3R5 | ICM3R4 | ICM3R3 | ICM3R2 | ICM3R1 | ICM3R0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
TCKI3R7	TCKI3R6	TCKI3R5	TCKI3R4	TCKI3R3	TCKI3R2	TCKI3R1	TCKI3R0
bit 7				•			bit 0
Lonondi							

REGISTER 4-41: RPINR5: PERIPHERAL PIN SELECT INPUT REGISTER 5

Legena:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8 ICM3R<7:0>: Assign SCCP Capture 3 (S1ICM3) to the Corresponding S1RPn Pin bits See Table 4-27.

bit 7-0 **TCKI3R<7:0>:** Assign SCCP Timer3 (S1TCKI3) to the Corresponding S1RPn Pin bits See Table 4-27.

REGISTER 4-42: RPINR6: PERIPHERAL PIN SELECT INPUT REGISTER 6

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ICM4R7 | ICM4R6 | ICM4R5 | ICM4R4 | ICM4R3 | ICM4R2 | ICM4R1 | ICM4R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TCKI4R7 | TCKI4R6 | TCKI4R5 | TCKI4R4 | TCKI4R3 | TCKI4R2 | TCKI4R1 | TCKI4R0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 ICM4R<7:0>: Assign SCCP Capture 4 (S1ICM4) to the Corresponding S1RPn Pin bits See Table 4-27.

bit 7-0 **TCKI4R<7:0>:** Assign SCCP Timer4 (S1TCKI4) to the Corresponding S1RPn Pin bits See Table 4-27.

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI15R7 | PCI15R6 | PCI15R5 | PCI15R4 | PCI15R3 | PCI15R2 | PCI15R1 | PCI15R0 |
| bit 15 | | | | | | | bit 8 |

REGISTER 4-55: RPINR43: PERIPHERAL PIN SELECT INPUT REGISTER 43

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI14R7 | PCI14R6 | PCI14R5 | PCI14R4 | PCI14R3 | PCI14R2 | PCI14R1 | PCI14R0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 **PCI15R<7:0>:** Assign PWM Input 15 (S1PCI15) to the Corresponding S1RPn Pin bits See Table 4-27.

bit 7-0 PCI14R<7:0>: Assign PWM Input 14 (S1PCI14) to the Corresponding S1RPn Pin bits See Table 4-27.

REGISTER 4-56: RPINR44: PERIPHERAL PIN SELECT INPUT REGISTER 44

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI16R7 | PCI16R6 | PCI16R5 | PCI16R4 | PCI16R3 | PCI16R2 | PCI16R1 | PCI16R0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **PCI16<7:0>:** Assign PWM Input 16 (S1PCI16) to the Corresponding S1RPn Pin bits See Table 4-27.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP49R5	RP49R4	RP49R3	RP49R2	RP49R1	RP49R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP48R5	RP48R4	RP48R3	RP48R2	RP48R1	RP48R0
bit 7							bit 0
Logondu							

REGISTER 4-68: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP49R<5:0>: Peripheral Output Function is Assigned to S1RP49 Output Pin bits (see Table 4-31 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP48R<5:0>: Peripheral Output Function is Assigned to S1RP48 Output Pin bits (see Table 4-31 for peripheral function numbers)

REGISTER 4-69: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	RP51R5	RP51R4	RP51R3	RP51R2	RP51R1	RP51R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP50R5	RP50R4	RP50R3	RP50R2	RP50R1	RP50R0
bit 7				•			bit 0
Legend:							

-ogonai				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP51R<5:0>:** Peripheral Output Function is Assigned to S1RP51 Output Pin bits (see Table 4-31 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP50R<5:0>:** Peripheral Output Function is Assigned to S1RP50 Output Pin bits (see Table 4-31 for peripheral function numbers)

4.8.3 PGA CONTROL REGISTERS

REGISTER 4-112: PGAxCON: PGAx CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
PGAEN	PGAOEN	SELPI2	SELPI1	SELPI0	SELNI2	SELNI1	SELNI0					
bit 15				·			bit 8					
U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0					
—	—		HIGAIN		GAIN2	GAIN1	GAIN0					
bit 7							bit 0					
Legend:												
R = Readable		W = Writable		-	mented bit, read							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	PGAEN: PGA											
		dule is enabled		wor oonoumnti								
bit 14		GAX Output En	-	wer consumpti	on)							
DIL 14		•										
		 PGAx output is connected to the DACOUT pin PGAx output is not connected to the DACOUT pin 										
bit 13-11				•								
		SELPI<2:0>: PGAx Positive Input Selection bits 111 = Reserved										
	110 = Reserved											
	101 = Reserved											
		100 = Reserved										
	011 = Ground 010 = Ground											
	001 = S1PGA	010 = S10GAxP2										
	000 = S1PGA	AxP1										
bit 10-8		PGAx Negativ	e Input Select	tion bits								
	111 = Reserved											
	110 = Reserved 101 = Reserved											
	101 = Reserved											
	011 = Ground (Single-Ended mode)											
	010 = Reserved											
	001 = S1PGAxN2 000 = Ground (Single-Ended mode)											
bit 7-5		ted: Read as '	-									
bit 4	•	-Gain Select b										
	•			crease in gain	as specified by	the GAIN<2:0	> bits.					
bit 3		ted: Read as '		gant			2.101					
bit 2-0	•											
5112 0	GAIN<2:0>: PGAx Gain Selection bits 111 = Reserved											
	110 = Reserved											
	101 = Gain of 32x											
	100 = Gain of											
	011 = Gain of 010 = Gain of											
	001 = Reserv	red										

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
CANCLKEN		—	_		CANCLKS	EL<3:0> ⁽¹⁾				
bit 15							bit 8			
	DAALO	DAMO	DAMA	DAMA	DANIO	DAMA	DANA			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
 bit 7			UP				bit 0			
							Dit C			
Legend:										
R = Readable	e bit	W = Writable b	it	U = Unimplem	nented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15		Enables the CA								
		k generation cire k generation cire								
bit 14-12	Unimplemen	ted: Read as '0	,							
bit 11-8	CANCLKSEL<3:0>: CAN Clock Source Select bits ⁽¹⁾									
	1011-1111 = Reserved (no clock selected)									
	1010 = AFvc	0/4								
	1001 = AFVC									
	1000 = AFvco/2									
	0111 = AFVC0									
	$0110 = AF_{PLLO}$ $0101 = F_{VCO}/4$									
	0101 - FVC0/4 0100 = FVC0/3									
	0011 = Fvco/	-								
	0010 = FPLLO									
	0001 = Fvco									
		clock selected)								
bit 7	•	ted: Read as '0								
bit 6-0	CANCLKDIV<6:0>: CAN Clock Divider Select bits ^(2,3)									
	1111111 = D	ivide-by-128								
	0000010 = Divide-by-3									
	0000001 = Divide-by-2									
	0000000 = D									
		nsure the input c will result in unp			ss. Operation w	ith input referer	nce frequency			
		/x divider value			CAN module or	peration.				

REGISTER 6-9: CANCLKCON: CAN CLOCK CONTROL REGISTER

- 2: The CANCLKDIVx divider value must not be changed during CAN module operation.
- 3: The user must ensure the maximum clock output frequency of the divider is 80 MHz or less.

REGISTER 9-18: PGxyPCIH: PWM GENERATOR xy PCI REGISTER HIGH (x = PWM GENERATOR #; y = F, CL, FF OR S) (CONTINUED)

- bit 3 **TQPS:** Termination Qualifier Polarity Select bit
 - 1 = Inverted
 - 0 = Not inverted
- bit 2-0 **TQSS<2:0>:** Termination Qualifier Source Selection bits
 - 111 = SWPCI control bit only (qualifier forced to '0')
 - 110 = Selects PCI Source #9
 - 101 = Selects PCI Source #8
 - 100 = Selects PCI Source #1 (PWM Generator output selected by the PWMPCI<2:0> bits)
 - 011 = PWM Generator is triggered
 - 010 = LEB is active
 - 001 = Duty cycle is active (base PWM Generator signal)
 - 000 = No termination qualifier used (qualifier forced to '1')
- Note 1: Selects '0' if selected PWM Generator is not present.

10.2 General Purpose Timer

Timer mode is selected when CCSEL = 0 and MOD<3:0> = 0000. The timer can function as a 32-bit timer or a dual 16-bit timer, depending on the setting of the T32 bit (Table 10-2).

T32 (CCPxCON1L<5>)	Operating Mode
0	Dual Timer Mode (16-bit)
1	Timer Mode (32-bit)

TABLE 10-2: TIMER OPERATION MODE

Dual 16-Bit Timer mode provides a simple timer function with two independent 16-bit timer/counters. The primary timer uses CCPxTMRL and CCPxPRL. Only the primary timer can interact with other modules on the device. It generates the SCCPx sync out signals for use by other SCCP modules. It can also use the SYNC<4:0> bits signal generated by other modules.

The secondary timer uses CCPxTMRH and CCPxPRH. It is intended to be used only as a periodic interrupt source for scheduling CPU events. It does not generate an output sync/trigger signal like the primary time base. In Dual Timer mode, the CCPx Secondary Timer Period register, CCPxPRH, generates the SCCP compare event (CCPxIF) used by many other modules on the device.

The 32-Bit Timer mode uses the CCPxTMRL and CCPxTMRH registers, together, as a single 32-bit timer. When CCPxTMRL overflows, CCPxTMRH increments by one. This mode provides a simple timer function when it is important to track long time periods. Note that the T32 bit (CCPxCON1L<5>) should be set before the CCPxTMRL or CCPxPRH registers are written to initialize the 32-bit timer.

10.2.1 SYNC AND TRIGGER OPERATION

In both 16-bit and 32-bit modes, the timer can also function in either synchronization ("sync") or trigger operation. Both use the SYNC<4:0> bits (CCPxCON1H<4:0>) to determine the input signal source. The difference is how that signal affects the timer.

In sync operation, the timer Reset or clear occurs when the input selected by SYNC<4:0> is asserted. The timer immediately begins to count again from zero unless it is held for some other reason. Sync operation is used whenever the TRIGEN bit (CCPxCON1H<7>) is cleared. SYNC<4:0> can have any value, except '11111'.

In trigger operation, the timer is held in Reset until the input selected by SYNC<4:0> is asserted; when it occurs, the timer starts counting. Trigger operation is used whenever the TRIGEN bit is set. In Trigger mode, the timer will continue running after a trigger event as long as the CCPTRIG bit (CCPxSTATL<7>) is set. To clear CCPTRIG, the TRCLR bit (CCPxSTATL<5>) must be set to clear the trigger event, reset the timer and hold it at zero until another trigger event occurs. On dsPIC33CH128MP508 family devices, trigger operation can only be used when the system clock is the time base source (CLKSEL<2:0> = 000).

REGISTER 13-4: UxSTAH: UARTx STATUS REGISTER HIGH (CONTINUED)

- bit 2 XON: UART in XON Mode bit Only valid when FLO<1:0> control bits are set to XON/XOFF mode. 1 = UART has received XON 0 = UART has not received XON or XOFF was received
- bit 1 URXBE: UART RX Buffer Empty Status bit 1 = Receive buffer is empty; writing '1' when URXEN = 0 will reset the RX FIFO Pointers and counters
- 0 = Receive buffer is not emptybit 0 URXBF: UART RX Buffer Full Status bit
 - U URXBF: UART RX Buffer Full Status
 - 1 = Receive buffer is full
 - 0 = Receive buffer is not full
- Note 1: The receive watermark interrupt is not set if PERIF or FERIF is set and the corresponding IE bit is set.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	—	—	—	—	_			
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
_		TXRPT1	TXRPT0	CONV	T0PD	PRTCL	_			
bit 7							bit C			
Legend:										
R = Readat		W = Writable bit		U = Unimplemented bit, rea		ad as '0'				
-n = Value a	at POR	'1' = Bit is set	t '0' = Bit is clea		ared	x = Bit is unkn	own			
bit 15-6	-	ted: Read as '0								
bit 5-4	TXRPT<1:0>: Transmit Repeat Selection bits									
	11 = Retransmit the error byte four times									
		nit the error by								
	01 = Retransmit the error byte twice 00 = Retransmit the error byte once									
bit 3	CONV: Logic Convention Selection bit									
	1 = Inverse logic convention									
	0 = Direct logic convention									
bit 2	TOPD: Pull-Do	own Duration fo	or T = 0 Error H	landling bit						
	1 = 2 ETU									
	0 = 1 ETU									
bit 1	PRTCL: Smart Card Protocol Selection bit									
	1 = T = 1									
1.1.0	0 = T = 0		.,							
bit 0	Unimplement	ted: Read as '()´							

REGISTER 13-15: UxSCCON: UARTx SMART CARD CONFIGURATION REGISTER

The SPI module has the ability to generate three interrupts reflecting the events that occur during the data communication. The following types of interrupts can be generated:

- 1. Receive interrupts are signalled by SPIxRXIF. This event occurs when:
 - RX watermark interrupt
 - SPIROV = 1
 - SPIRBF = 1
 - SPIRBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

- 2. Transmit interrupts are signalled by SPIxTXIF. This event occurs when:
 - TX watermark interrupt
 - SPITUR = 1
 - SPITBF = 1
 - SPITBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

- 3. General interrupts are signalled by SPIxGIF. This event occurs when:
 - FRMERR = 1
 - SPIBUSY = 1
 - SRMT = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 14-1 and Figure 14-2.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the three SPI modules. To set up the SPIx module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the interrupt flag bits in the respective IFSx register.
 - b) Set the interrupt enable bits in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1L and SPIxCON1H registers with the MSTEN bit (SPIxCON1L<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTATL<6>).
- 4. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).
- 5. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

To set up the SPIx module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF registers.
- 2. If using interrupts:
 - a) Clear the SPIxBUFL and SPIxBUFH registers.
 - b) Set the interrupt enable bits in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with the MSTEN bit (SPIxCON1L<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1L<8>) is set, then the SSEN bit (SPIxCON1L<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTATL<6>).
- Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).

REGISTER 21-1: FSEC CONFIGURATION REGISTER

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1				
_	_	_	_	_		_	_				
bit 23							bit 16				
R/PO-1	U-1	U-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1				
AIVTDIS	—		—	CSS2	CSS1	CSS0	CWRP				
bit 15	bit 8										
R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1				
GSS1	GSS0	GWRP		BSEN	BSS1	BSS0	BWRP				
bit 7	bit 7 bit 0										
Legend:		PO = Program	n Once bit								
R = Readable		W = Writable	bit	-	nented bit, read						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 23-16	-	ted: Read as '1									
bit 15	1 = Disables	ernate Interrupt	Vector Table L	Disable bit							
	1 = Disables 0 = Enables										
bit 14-12	Unimplemented: Read as '1'										
bit 11-9	-	onfiguration Se		lash Protection	Level bits						
		tection (other th									
	110 = Standa										
	10x = Enhanter 0xx = High set										
bit 8		guration Segme	ent Write-Prote	ect bit							
Site		ation Segment i									
		ation Segment i									
bit 7-6	GSS<1:0>: G	eneral Segmer	nt Code Flash	Protection Leve	el bits						
	11 = No protection (other than GWRP write protection)										
	10 = Standard	•									
bit 5	0x = High security GWRP: General Segment Write-Protect bit										
Sit o		gram memory is									
		gram memory is									
bit 4	Unimplemen	ted: Read as '1	L'								
bit 3	BSEN: Boot S	Segment Contro	ol bit								
	1 = No Boot			~ ~ ~ ~ ~ ~							
	0 = Boot Segment size is determined by BSLIM<12:0>										
bit 2-1		oot Segment C			ts						
	11 = No prote 10 = Standard	ection (other that d security		protection)							
	0x = High sec	•									
bit 0	BWRP: Boot	Segment Write	-Protect bit								
	1 = User program memory is not write-protected										
	v = User prog	gram memory is	s write-protecte	ea							

NOTES: