



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
Speed	180MHz, 200MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	21
Program Memory Size	88KB (88K x 8)
Program Memory Type	FLASH, PRAM
EEPROM Size	•
RAM Size	20К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 23x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch64mp502-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



TABLE 5: 28-PIN UQFN

Pin #	Master Core	Slave Core
1	RP46/PWM1H/RB14	S1RP46/S1PWM1H/S1RB14
2	RP47/PWM1L/RB15	S1RP47/S1PWM6H/S1PWM1L/S1RB15
3	MCLR	_
4	AN0/CMP1A/RA0	S1RA0
5	AN1/RA1	S1AN15/S1RA1
6	AN2/RA2	S1AN16/S1RA2
7	AN3/IBIAS0/RA3	S1AN0/S1CMP1A/S1PGA1P1/S1RA3
8	AN4/IBIAS1/RA4	S1MCLR3/S1AN1/S1CMP2A/S1PGA2P1/S1PGA3P2/S1RA4
9	AVDD	AVDD
10	AVss	AVss
11	VDD	VDD
12	Vss	Vss
13	OSCI/CLKI/AN5/RP32/RB0	S1AN5/ S1RP32 /S1RB0
14	OSCO/CLKO/AN6/IBIAS2/RP33/RB1	S1AN4/ S1RP33 /S1RB1
15	DACOUT/AN7/CMP1D/RP34/INT0/RB2	S1MCLR2/S1AN3/S1ANC0/S1ANC1/S1CMP1D/S1CMP2D/S1CMP3D/S1RP34/S1INT0/S1RB2
16	PGD2/AN8/RP35/RB3	S1PGD2/S1AN18/S1CMP3A/S1PGA3P1/S1RP35/S1RB3
17	PGC2/ RP36 /RB4	S1PGC2/S1AN9/S1RP36/S1PWM5L/S1RB4
18	PGD3/RP37/SDA2/RB5	S1PGD3/ S1RP37 /S1RB5
19	PGC3/RP38/SCL2/RB6	S1PGC3/ S1RP38 /S1RB6
20	TDO/AN9/ RP39 /RB7	S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7
21	PGD1/AN10/RP40/SCL1/RB8	S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8
22	PGC1/AN11/RP41/SDA1/RB9	S1PGC1/S1RP41/S1SDA1/S1RB9
23	Vss	Vss
24	VDD	VDD
25	TMS/RP42/PWM3H/RB10	S1RP42/S1PWM3H/S1RB10
26	TCK/RP43/PWM3L/RB11	S1RP43/S1PWM8H/S1PWM3L/S1RB11
27	TDI/ RP44 /PWM2H/RB12	S1RP44/S1PWM2H/S1RB12
28	RP45/PWM2L/RB13	S1RP45/S1PWM7H/S1PWM2L/S1RB13

Legend: RPn and S1RPn represent remappable pins for Peripheral Pin Select functions.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT3R7	INT3R6	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2R7	INT2R6	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7					•		bit 0
Legend:							

REGISTER 3-37: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8INT3R<7:0>: Assign External Interrupt 3 (INT3) to the Corresponding RPn Pin bits
See Table 3-30.bit 7-0INT2R<7:0>: Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits

REGISTER 3-38: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| T1CKR7 | T1CKR6 | T1CKR5 | T1CKR4 | T1CKR3 | T1CKR2 | T1CKR1 | T1CKR0 |
| bit 15 | | | | | | | bit 8 |

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8 **T1CKR<7:0>:** Assign Timer1 External Clock (T1CK) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 Unimplemented: Read as '0'

See Table 3-30.

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PCI11R7 | PCI11R6 | PCI11R5 | PCI11R4 | PCI11R3 | PCI11R2 | PCI11R1 | PCI11R0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
PCI10R7	PCI10R6	PCI10R5	PCI10R4	PCI10R3	PCI10R2	PCI10R1	PCI10R0
bit 7							bit 0
Lawand							

REGISTER 3-49: RPINR13: PERIPHERAL PIN SELECT INPUT REGISTER 13

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	PCI11R<7:0>: Assign PWM Input 11 (PCI11) to the Corresponding RPn Pin bits
	See Table 3-30.
bit 7-0	PCI10R<7:0>: Assign PWM Input 10 (PCI10) to the Corresponding RPn Pin bits
	See Table 3-30.

REGISTER 3-50: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| QEIB1R7 | QEIB1R6 | QEIB1R5 | QEIB1R4 | QEIB1R3 | QEIB1R2 | QEIB1R1 | QEIB1R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| QEIA1R7 | QEIA1R6 | QEIA1R5 | QEIA1R4 | QEIA1R3 | QEIA1R2 | QEIA1R1 | QEIA1R0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 **QEIB1R<7:0>:** Assign QEI Input B (QEIB1) to the Corresponding RPn Pin bits See Table 3-30.

bit 7-0 **QEIA1R<7:0>:** Assign QEI Input A (QEIA1) to the Corresponding RPn Pin bits See Table 3-30.

-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	
R = Readable b	oit	W = Writable	bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7		•			•	bit 0	
—	—	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15				•		•	bit 8
—	—	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 3-72: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP41R<5:0>: Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 3-33 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
hit E O	PD40P<5:0 , Deripheral Output Eurotian in Assigned to PD40 Output Bin hits

bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 3-33 for peripheral function numbers)

REGISTER 3-73: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0
bit 15		•		·			bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0
bit 7				·			bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown	
L							

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP43R<5:0>:** Peripheral Output Function is Assigned to RP43 Output Pin bits (see Table 3-33 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP42R<5:0>:** Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 3-33 for peripheral function numbers)

|--|

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP177R5 ⁽¹⁾	RP177R4 ⁽¹⁾	RP177R3 ⁽¹⁾	RP177R2 ⁽¹⁾	RP177R1 ⁽¹⁾	RP177R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP176R5 ⁽¹⁾	RP176R4 ⁽¹⁾	RP176R3 ⁽¹⁾	RP176R2 ⁽¹⁾	RP176R1 ⁽¹⁾	RP176R0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP177R<5:0>: Peripheral Output Function is Assigned to RP177 Output Pin bits ⁽¹⁾ (see Table 3-33 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'

bit 5-0 **RP176R<5:0>:** Peripheral Output Function is Assigned to RP176 Output Pin bits⁽¹⁾ (see Table 3-33 for peripheral function numbers)

Note 1: These are virtual output ports.

	REGISTER 3-89:	RPOR21: PERIPHERAL PIN SELECT OUTPUT REGISTER 21
--	----------------	---

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP179R5 ⁽¹⁾	RP179R4 ⁽¹⁾	RP179R3 ⁽¹⁾	RP179R2 ⁽¹⁾	RP179R1 ⁽¹⁾	RP179R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP178R5 ⁽¹⁾	RP178R4 ⁽¹⁾	RP178R3 ⁽¹⁾	RP178R2 ⁽¹⁾	RP178R1 ⁽¹⁾	RP178R0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP179R<5:0>:** Peripheral Output Function is Assigned to RP179 Output Pin bits⁽¹⁾ (see Table 3-33 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP178R<5:0>:** Peripheral Output Function is Assigned to RP178 Output Pin bits⁽¹⁾ (see Table 3-33 for peripheral function numbers)

Note 1: These are virtual output ports.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
CON	—	SIDL	BRSDIS	BUSY	WFT1	WFT0	WAKFIL ⁽¹⁾
bit 15							bit 8
D/M/ O			D/M/ 0	DAM 0	D/M/ 0	D/M/ 0	D/M/ 0
bit 7	FAEDIS'	130CRCEN [®]	DINCINIA	DINCINTS	DINCINTZ	DINCINT	DINCINTU bit 0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimple	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15	CON: CAN E	nable bit					
	$1 = CAN \mod 0$ $0 = CAN \mod 0$	lule is enabled					
bit 14	Unimplemen	ted: Read as '0'					
bit 13	SIDL: CAN S	top in Idle Contro	ol bit				
	1 = Stops mo	dule operation in	Idle mode				
	0 = Does not	stop module ope	ration in Idle	mode			
bit 12	BRSDIS: Bit I	Rate Switching (I	BRS) Disable	e bit			
	1 = Bit Rate S	Switching is disat Switching depend	led, regardle Is on BRS in	ess of BRS in t the transmit m	he transmit me	ssage object	
bit 11	BUSY: CAN N	Module is Busy b	it		loccage esject		
	1 = The CAN	module is active					
	0 = The CAN	module is inactiv	/e				
bit 10-9	WFT<1:0>: S	electable Wake-	up Filter Time	e bits			
	11 = T11FILTE 10 = T10FILTE	R					
	01 = T01FILTE	ER					
	00 = T00 FILTE	R					
bit 8	WAKFIL: Ena	able CAN Bus Lir	ne Wake-up F	ilter bit ⁽¹⁾			
	1 = Uses CAN 0 = CAN bus	N bus line filter fo	r wake-up sed for wake	-110			
bit 7	CI KSFI : Mo	dule Clock Source	ce Select bit ⁽¹	up 1)			
Sit	1 = AFPLLO is	selected as the	source				
	0 = FCAN is se	elected as the so	urce				
bit 6	PXEDIS: Prof	tocol Exception E	Event Detection	on Disabled bi	(1)		
	A recessive "r	reserved bit" follo	wing a reces	sive FDF bit is	s called a Proto	col Exception.	
	0 = If a Protoc	col Exception is c	detected, CA	N will enter the	e bus integratin	g state	
bit 5	ISOCRCEN:	Enable ISO CRC	in CAN FD I	Frames bit ⁽¹⁾		-	
	1 = Includes s 0 = Does not	stuff bit count in (include stuff bit c	CRC field and ount in CRC	d uses non-zer field and uses	ro CRC initializa CRC initializat	ation vector tion vector with	all zeros
bit 4-0	DNCNT<4:0>	•: DeviceNet™ Fi	ilter Bit Numb	per bits			
	10011-1111 10010 = Com	1 = Invalid select npares up to Data	tion (compare a Byte 2, bit 6	es up to 18 bit with EID17	s of data with E	ID)	
	 00001 = Com 00000 = Doe	npares up to Data s not compare da	a Byte 0, bit 7 ata bytes	with EID0			

REGISTER 3-103: C1CONL: CAN CONTROL REGISTER LOW

Note 1: These bits can only be modified in Configuration mode (OPMOD<2:0> = 100).



REGISTER 4-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	SFA: Stack Frame Active Status bit
	1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG
	0 = Stack frame is not active; W14 and W15 address the base Data Space
bit 1	RND: Rounding Mode Select bit
	 1 = Biased (conventional) rounding is enabled 0 = Unbiased (convergent) rounding is enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply
Note 1:	This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
_	_	—	_	_	CCTXI2	CCTXI1	CCTXI0
bit 15				•			bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	—	—	_	_	MCTXI2	MCTXI1	MCTXI0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '0)'				
bit 10-8	CCTXI<2:0>:	Current (W Re	gister) Conte	xt Identifier bit	S		
	111 = Reserv	ved					
		to Working Por	nistor Sot 4 is	ourrontly in u	50		
	011 = Alterna	ate Working Rec	pister Set 3 is	currently in us	se se		
	010 = Alterna	te Working Reg	gister Set 2 is	currently in us	se		
	001 = Alterna	ate Working Reg	gister Set 1 is	currently in us	se		
	000 = Default	t register set is	currently in us	se			
bit 7-3	Unimplemen	ted: Read as '0)'				
bit 2-0	MCTXI<2:0>:	Manual (W Re	gister) Conte	xt Identifier bit	S		
	111 = Reserv	ved					
	 100 = Altern a	ate Working Reg	nister Set 4 w	as most recen	tly manually sel	ected	
	011 = Alterna	ate Working Rec	gister Set 3 w	as most recen	itly manually sel	ected	
	010 = Alterna	ate Working Reg	gister Set 2 w	as most recen	ntly manually sel	ected	
	001 = Alterna	te Working Reg	gister Set 1 w	as most recen	tly manually sel	ected	
	000 = Defaul t	t register set wa	as most recen	itly manually s	elected		

REGISTER 4-3: CTXTSTAT: CPU W REGISTER CONTEXT STATUS REGISTER

4.3.2 RTSP OPERATION

RTSP allows the user application to program one double instruction word, or one row, at a time.

The double instruction word write blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of one double instruction word and 64 double instruction words, respectively.

Note: Because the PRAM is volatile, RTSP writes that change the Slave PRAM user code will be lost when the device is powered down. For persistent changes to Slave PRAM user code, the Slave image in the Master Flash should be updated. The basic sequence for RTSP programming is to first load two 24-bit instructions into the NVM write latches found in configuration memory space. Refer to Figure 4-3 for write latch addresses. Then, the WR bit in the NVMCON register is set to initiate the write process. The processor stalls (waits) until the programming operation is finished. The WR bit is automatically cleared when the operation is finished. All program operations may optionally use the NVM interrupt to signal the successful completion of the operation.

Double instruction word writes are performed by manually loading both write latches, using TBLWTL and TBLWTH instructions, and then initiating the NVM write while the NVMOP<3:0> bits (NVMCON<3:0>) are set to '0x1'. The program space destination address is defined by the NVMADR/U registers.

EXAMPLE 4-1: PRAM WRITE/READ

```
//Sample code for PRAM write
// Writing 0 \mathrm{x} 777777 to location 0 \mathrm{x} 3000
   NVMCON = 0 \times 4001;
   TBLPAG = 0xFA;
                                         // write latch upper address
   NVMADR = 0 \times 3000;
                                         // set target write address of general segment
   NVMADRU = 0 \times 0000;
    __builtin_tblwtl(0, 0x7777);
                                        // load write latches
   __builtin_tblwth (0,0x77);
   __builtin_tblwtl(2, 0x7777);
                                         // load write latches
   __builtin_tblwth (2,0x77);
    asm volatile ("disi #5");
    ___builtin_write_NVM();
    while(_WR == 1 ) ;
// Sample code for reading address location 0x3000
//readDataL /readDataLH need to be defined as variables.
    TBLPAG = 0 \times 0000;
    readDataL = __builtin_tblrdl(0x3000);
    readDataH = __builtin_tblrdh(0x0000);
```

REGISTER 4-7: NVMKEY: SLAVE NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** NVM Key Register bits (write-only)

REGISTER 4-8: NVMSRCADR: SLAVE NVM SOURCE DATA ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSRC	ADR<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSRC	ADR<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	it	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at P	Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is u				x = Bit is unk	nown	

bit 15-0 NVMSRCADR<15:0>: NVM Source Data Address bits The RAM address of the data to be programmed into PRAM when the NVMOP<3:0> bits are set to row programming.

REGISTER 4-101: ADMODOL: ADC INPUT MODE CONTROL REGISTER 0 LOW

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	_	_	_	_	
bit 15		•				•	bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	DIFF1	SIGN1	DIFF0	SIGN0
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown
bit 15-4	Unimplement	ted: Read as 'o)'				
bit 3 and bit 1	DIFF<1:0>: D	ifferential-Mode	e for Correspor	nding Analog Ir	nputs bits		
(odd)	1 = Channel is	s differential					
	0 = Channel is	s single-ended					
bit 2 and bit 0	SIGN<1:0>: (Dutput Data Sig	In for Correspo	nding Analog I	nputs bits		
(even)	1 = Channel o	output data is si	igned				
	0 = Channel c	output data is u	nsigned				

REGISTER 6-8: APLLDIV1: APLL OUTPUT DIVIDER REGISTER (MASTER)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AVCODIV<1:0>	
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-1
—	APO)<71010<2:0>	1,2)		APC)ST2DIV<2:0>	<mark>⊳(1,2)</mark>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 bit 9-8	Unimplemented: Read as '0' AVCODIV<1:0>: APLL VCO Output Divider Select bits 11 = AFvco 10 = AFvco/2 01 = AFvco/3 00 = AFvco/4
bit 7	Unimplemented: Read as '0'
bit 6-4	APOST1DIV<2:0>: APLL Output Divider #1 Ratio bits ^(1,2)
	APOST1DIV<2:0> can have a valid value, from 1 to 7 (the APOST1DIVx value should be greater than or equal to the APOST2DIVx value). The APOST1DIVx divider is designed to operate at higher clock rates than the APOST2DIVx divider.
bit 3	Unimplemented: Read as '0'
bit 2-0	APOST2DIV<2:0>: APLL Output Divider #2 Ratio bits ^(1,2)
	APOST2DIV<2:0> can have a valid value, from 1 to 7 (the APOST2DIVx value should be less than or equal to the APOST1DIVx value). The APOST1DIVx divider is designed to operate at higher clock rates than the APOST2DIVx divider.

- Note 1: The APOST1DIVx and APOST2DIVx values must not be changed while the PLL is operating.
 - **2:** The default values for APOST1DIVx and APOST2DIVx are 4 and 1, respectively, yielding a 150 MHz system source clock.

REGISTER 8-2: DMACHn: DMA CHANNEL n CONTROL REGISTER

U-0	U-0	U-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	NULLW	RELOAD ⁽¹⁾	CHREQ ⁽³⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SAMODE1	SAMODE0	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN
bit 7	•						bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	Reserved: Maintain as '0'
bit 11	Unimplemented: Read as '0'
bit 10	NULLW: Null Write Mode bit
	 1 = A dummy write is initiated to DMASRCn for every write to DMADSTn 0 = No dummy write is initiated
bit 9	RELOAD: Address and Count Reload bit ⁽¹⁾
	 1 = DMASRCn, DMADSTn and DMACNTn registers are reloaded to their previous values upon the start of the next operation 0 = DMASRCn, DMADSTn and DMACNTn are not reloaded on the start of the next operation⁽²⁾
bit 8	CHREO: DMA Channel Software Request hit ⁽³⁾
bit 0	 1 = A DMA request is initiated by software; automatically cleared upon completion of a DMA transfer 0 = No DMA request is pending
bit 7-6	SAMODE<1:0>: Source Address Mode Selection bits
	 11 = DMASRCn is used in Peripheral Indirect Addressing and remains unchanged 10 = DMASRCn is decremented based on the SIZE bit after a transfer completion 01 = DMASRCn is incremented based on the SIZE bit after a transfer completion 00 = DMASRCn remains unchanged after a transfer completion
bit 5-4	DAMODE<1:0>: Destination Address Mode Selection bits
	 11 = DMADSTn is used in Peripheral Indirect Addressing and remains unchanged 10 = DMADSTn is decremented based on the SIZE bit after a transfer completion 01 = DMADSTn is incremented based on the SIZE bit after a transfer completion 00 = DMADSTn remains unchanged after a transfer completion
bit 3-2	TRMODE<1:0>: Transfer Mode Selection bits
	 11 = Repeated Continuous 10 = Continuous 01 = Repeated One-Shot 00 = One-Shot
bit 1	SIZE: Data Size Selection bit
	1 = Byte (8-bit) 0 = Word (16-bit)
bit 0	CHEN: DMA Channel Enable bit
	 1 = The corresponding channel is enabled 0 = The corresponding channel is disabled
Note 1: Or	hy the original DMACNTn is required to be stored to recover the original DMASRCn and DMADSTn values.

DMACNTn will always be reloaded in Repeated mode transfers, regardless of the state of the RELOAD bit.
 The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.

REGISTER 12-19: INDXxHLDL: INDEX x COUNTER HOLD REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXF	ILD<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 INDXHLD<15:0>: Hold for Reading/Writing Index x Counter Register (INDXCNT) bits

REGISTER 12-20: INDXxHLDH: INDEX x COUNTER HOLD REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	LD<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	LD<23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 INDXHLD<31:16>: Hold for Reading/Writing Index x Counter Register (INDXCNT) bits

REGISTER 12-23: QEIxLECL: QEIx LESS THAN OR EQUAL COMPARE REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	QEIIC<31:24>							
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEIIC	C<23:16>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			d as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u			x = Bit is unkr	nown				

bit 15-0 **QEIIC<31:16>:** QEIx Less Than or Equal Compare bits

REGISTER 12-24: QEIxLECH: QEIx LESS THAN OR EQUAL COMPARE REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEI	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 **QEIIC<15:0>:** QEIx Less Than or Equal Compare bits

DEVID<7:0>	Device Name	Core					
Devices with CAN FD							
0x40	dsPIC33CH64MP502	Master					
0xC0	dsPIC33CH64MP502S1	Slave					
0x50	dsPIC33CH128MP502	Master					
0xD0	dsPIC33CH128MP502S1	Slave					
0x41	dsPIC33CH64MP503	Master					
0xC1	dsPIC33CH64MP503S1	Slave					
0x51	dsPIC33CH128MP503	Master					
0xD1	dsPIC33CH128MP503S1	Slave					
0x42	dsPIC33CH64MP505	Master					
0xC2	dsPIC33CH64MP505S1	Slave					
0x52	dsPIC33CH128MP505	Master					
0xD2	dsPIC33CH128MP505S1	Slave					
0x43	dsPIC33CH64MP506	Master					
0xC3	dsPIC33CH64MP506S1	Slave					
0x53	dsPIC33CH128MP506	Master					
0xD3	dsPIC33CH128MP506S1	Slave					
0x44	dsPIC33CH64MP508	Master					
0xC4	dsPIC33CH64MP508S1	Slave					
0x54	dsPIC33CH128MP508	Master					
0xD4	dsPIC33CH128MP508S1	Slave					

TABLE 21-5: DEVICE VARIANTS

TABLE 24-39:SPix SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 0)TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
AC CHA	ARACIERIS	lics	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCKx Input		_	15	MHz	Using PPS pins	
		Frequency	_	_	40	MHz	SPI2 dedicated pins	
SP72	TscF	SCKx Input Fall Time	—		—	ns	See Parameter DO32 (Note 3)	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 3)	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 3)	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 3)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns		
SP36	TdoV2scH,	SDOx Data Output Setup to	30		_	ns	Using PPS pins	
	TdoV2scL	First SCKx Edge	20	—	_	ns	SPI2 dedicated pins	
SP40	TdiV2scH,	Setup Time of SDIx Data Input	30		_	ns	Using PPS pins	
	TdiV2scL	to SCKx Edge	10	—		ns	SPI2 dedicated pins	
SP41	TscH2diL,	Hold Time of SDIx Data Input	30			ns	Using PPS pins	
	TscL2diL	to SCKx Edge	15		_	ns	SPI2 dedicated pins	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to \ SCKx \uparrow or \ SCKx \downarrow \\ Input$	120	—	—	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	8	Ι	50	ns	(Note 3)	
SP52	TscH2ssH, TscL2ssH	SSx ↑ After SCKx Edge	1.5 Tcy + 40	_		ns	(Note 3)	
SP60	TssL2doV	SDOx Data Output Valid After SSx Edge	—	—	50	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLI METER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B

dsPIC33CH128MP508 FAMILY

SLPxCONL (DACx Slope Control Low)	562
SLPxDAT (DACx Slope Data)	564
SPIxCON1H (SPIx Control 1 High)	612
SPIxCON1L (SPIx Control 1 Low)	610
SPIxCON2L (SPIx Control 2 Low)	614
SPIxIMSKH (SPIx Interrupt Mask High)	619
SPIxIMSKI (SPIx Interrupt Mask Low)	618
SPIxSTATH (SPIx Status High)	617
SPIxSTATI (SPIx Status Low)	615
SR (CPU STATUS) 41 104 2	67 323
SRMW/EDATA (Slave Read (Master W/rite)	07,020
EIEO Data)	128
SWMPEDATA (Slave Write (Master Read)	420
EIEO Data)	100
FIFO Data)	420
TICON (Timeri Control)	644
TRISX (Output Enable for PORTX Register)	335
TRISX (Output Enable for PORTX)	117
UxBRG (UARTx Baud Rate)	594
UxBRGH (UARTx Baud Rate High)	594
UxINT (UARTx Interrupt)	603
UxMODE (UARTx Configuration)	586
UxMODEH (UARTx Configuration High)	588
UxP1 (UARTx Timing Parameter 1)	596
UxP2 (UARTx Timing Parameter 2)	597
UxP3 (UARTx Timing Parameter 3)	598
UxP3H (UARTx Timing Parameter 3 High)	598
UxRXCHK (UARTx Receive Checksum)	600
UxRXREG (UARTx Receive Buffer)	595
UxSCCON (UARTx Smart Card Configuration)	601
UxSCINT (UARTx Smart Card Interrupt)	602
UxSTA (UARTx Status)	590
UxSTAH (UARTx Status High)	592
UxTXCHK (UARTx Transmit Checksum)	599
UxTXREG (UARTx Transmit Buffer)	595
VELXCNTH (Velocity x Counter High)	575
VELXCNTL (Velocity x Counter Low)	575
VELXUITE (Velocity x Counter Hold High)	576
VELXHEDH (Velocity x Counter Hold Low)	576
VEEXTILDE (Velocity & Counter Floid Low)	702
WDTCONUL (Wetshdag Timer Control Lligh)	702
WDTCONH (Watchdog Timer Control High)	707
vvDTCONL (vvatchdog Timer Control LOW)	/06
	700
Sieep MOde	702
Revision History	791
S	
Serial Perinheral Interface (SPI)	605
Control/Status Dogistoro	000 610
Control Status Registers	

Control/Status Registers	610
Overview	605
Serial Peripheral Interface. See SPI.	
Single-Edge Nibble Transmission (SENT)	
Control/Status Registers	637
Overview	633
Protocol Data Frames	634
Receive Mode	636
Configuration	636
Transmit Mode	635
Configuration	635
Single-Edge Nibble Transmission for	
Automotive Applications	633
Single-Edge Nibble Transmission. See SENT.	

Slave CPU	261
Addressing Modes	262
Control/Status Registers	267
Data Space Addressing	262
Instruction Set	261
Programmer's Model	264
Register Descriptions	264
Registers	261
Resources	266
Slave I/O Ports	330
5V Input Tolerant Ports	331
Configuring Analog/Digital Port Pins	333
Control/Status Registers	334
Helpful Tips	353
Open-Drain Configuration	333
Parallel I/O (PIO)	330
Pin and ANSELx Availability	331
Resources	354
Write/Read Timing	333
Slave Interrupt Controller	314
Control/Status Registers	323
Interrupt Vector Details	316
Interrupt Vector Table (IVT)	314
Reset Sequence	314
Resources	322
Slave Memory Organization	272
Slave PRAM Program Memory	297
Control/Status Registers	303
Dual Partition Considerations	301
Error Correcting Code (ECC)	302
Control/Status Registers	307
Fault Injection	302
Master to Slave Image Loading (MSIL)	300
Programming Operations	297
RTSP Operation	299
Slave Remappable Output Pin Registers	350
Slave Remappable Pin Inputs	344
Slave Resets	310
Brown-out Reset (BOR)	310
Configuration Mismatch Reset (CM)	310
Control Register	312
Illegal Condition Reset (IOPUWR)	310
Illegal Opcode	310
Security	310
Uninitialized W Register	310
Master Clear (MCLR) Pin Reset	310
Power-on Reset (POR)	310
RESET Instruction (SWR)	310
Resources	311
Trap Conflict Reset (TRAPR)	310
Watchdog Timer Time-out Reset (WDTO)	310
Slave SFR Block	
000h	277
100h	278
200h	278
300h	279
400h	280
800h	281
900h	282
A00h	282
B00h	283
C00h	283
D00h	284
E00h	285
F00h	285

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support