

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
Speed	180MHz, 200MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	27
Program Memory Size	88KB (88K x 8)
Program Memory Type	FLASH, PRAM
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-UQFN Exposed Pad
Supplier Device Package	36-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch64mp503-i-m5

dsPIC33CH128MP508 FAMILY

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT ⁽¹⁾	DL2	DL1	DL0
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit 0


Legend:	C = Clearable bit
R = Readable bit	W = Writable bit
-n = Value at POR	'1' = Bit is set
	'0' = Bit is cleared
	x = Bit is unknown

- bit 15 **VAR:** Variable Exception Processing Latency Control bit
1 = Variable exception processing is enabled
0 = Fixed exception processing is enabled
- bit 14 **Unimplemented:** Read as '0'
- bit 13-12 **US<1:0>:** DSP Multiply Unsigned/Signed Control bits
11 = Reserved
10 = DSP engine multiplies are mixed sign
01 = DSP engine multiplies are unsigned
00 = DSP engine multiplies are signed
- bit 11 **EDT:** Early DO Loop Termination Control bit⁽¹⁾
1 = Terminates executing DO loop at the end of the current loop iteration
0 = No effect
- bit 10-8 **DL<2:0>:** DO Loop Nesting Level Status bits
111 = Seven DO loops are active
...
001 = One DO loop is active
000 = Zero DO loops are active
- bit 7 **SATA:** ACCA Saturation Enable bit
1 = Accumulator A saturation is enabled
0 = Accumulator A saturation is disabled
- bit 6 **SATB:** ACCB Saturation Enable bit
1 = Accumulator B saturation is enabled
0 = Accumulator B saturation is disabled
- bit 5 **SATDW:** Data Space Write from DSP Engine Saturation Enable bit
1 = Data Space write saturation is enabled
0 = Data Space write saturation is disabled
- bit 4 **ACCSAT:** Accumulator Saturation Mode Select bit
1 = 9.31 saturation (super saturation)
0 = 1.31 saturation (normal saturation)
- bit 3 **IPL3:** CPU Interrupt Priority Level Status bit 3⁽²⁾
1 = CPU Interrupt Priority Level is greater than 7
0 = CPU Interrupt Priority Level is 7 or less

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

FIGURE 3-14: ADDRESSING FOR TABLE REGISTERS



dsPIC33CH128MP508 FAMILY

3.4.2 RESET CONTROL REGISTER

REGISTER 3-15: RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	—	—	—	CM	VREGS
bit 15						bit 8	

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	—	WDTO	SLEEP	IDLE	BOR	POR
bit 7						bit 0	

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15 **TRAPR:** Trap Reset Flag bit

1 = A Trap Conflict Reset has occurred

0 = A Trap Conflict Reset has not occurred

bit 14 **IOPUWR:** Illegal Opcode or Uninitialized W Register Access Reset Flag bit

1 = An illegal opcode detection, an illegal address mode or Uninitialized W register used as an Address Pointer caused a Reset

0 = An illegal opcode or Uninitialized W Register Reset has not occurred

bit 13-10 **Unimplemented:** Read as '0'

bit 9 **CM:** Configuration Mismatch Flag bit

1 = A Configuration Mismatch Reset has occurred.

0 = A Configuration Mismatch Reset has not occurred

bit 8 **VREGS:** Voltage Regulator Standby During Sleep bit

1 = Voltage regulator is active during Sleep

0 = Voltage regulator goes into Standby mode during Sleep

bit 7 **EXTR:** External Reset ($\overline{\text{MCLR}}$) Pin bit

1 = A Master Clear (pin) Reset has occurred

0 = A Master Clear (pin) Reset has not occurred

bit 6 **SWR:** Software RESET (Instruction) Flag bit

1 = A RESET instruction has been executed

0 = A RESET instruction has not been executed

bit 5 **Unimplemented:** Read as '0'

bit 4 **WDTO:** Watchdog Timer Time-out Flag bit

1 = WDT time-out has occurred

0 = WDT time-out has not occurred

bit 3 **SLEEP:** Wake-up from Sleep Flag bit

1 = Device has been in Sleep mode

0 = Device has not been in Sleep mode

bit 2 **IDLE:** Wake-up from Idle Flag bit

1 = Device has been in Idle mode

0 = Device has not been in Idle mode

bit 1 **BOR:** Brown-out Reset Flag bit

1 = A Brown-out Reset has occurred

0 = A Brown-out Reset has not occurred

Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

dsPIC33CH128MP508 FAMILY

REGISTER 3-99: DMTPSINTVL: DMT POST-CONFIGURE INTERVAL STATUS REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSINTV<15:8>							
bit 15				bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSINTV<7:0>							
bit 7				bit 0			

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

PSINTV<15:0>: Lower DMT Window Interval Configuration Status bits

This is always the value of the FDMTIVTL Configuration register.

REGISTER 3-100: DMTPSINTVH: DMT POST-CONFIGURE INTERVAL STATUS REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSINTV<31:24>							
bit 15				bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSINTV<23:16>							
bit 7				bit 0			

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0

PSINTV<31:16>: Higher DMT Window Interval Configuration Status bits

This is always the value of the FDMTIVTH Configuration register.

dsPIC33CH128MP508 FAMILY

REGISTER 3-158: ADCON1H: ADC CONTROL REGISTER 1 HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0
FORM	SHRRES1	SHRRES0	—	—	—	—	—
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

bit 7 **FORM:** Fractional Data Output Format bit

1 = Fractional

0 = Integer

bit 6-5 **SHRRES<1:0>:** Shared ADC Core Resolution Selection bits

11 = 12-bit resolution

10 = 10-bit resolution

01 = 8-bit resolution

00 = 6-bit resolution

bit 4-0 **Unimplemented:** Read as '0'

dsPIC33CH128MP508 FAMILY

4.2.5 INSTRUCTION ADDRESSING MODES

The addressing modes shown in Table 4-17 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.2.5.1 File Register Instructions

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.2.5.2 MCU Instructions

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-17: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

dsPIC33CH128MP508 FAMILY

REGISTER 4-11: ECCADDRL: ECC FAULT INJECT ADDRESS COMPARE REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCADDR<15:8>							
bit 15							
bit 8							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCADDR<7:0>							
bit 7							
bit 0							

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0 **ECCADDR<15:0>**: ECC Fault Injection Memory Address Match Compare bits

REGISTER 4-12: ECCADDRH: ECC FAULT INJECT ADDRESS COMPARE REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCADDR<31:24>							
bit 15							
bit 8							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCADDR<23:16>							
bit 7							
bit 0							

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0 **ECCADDR<31:16>**: ECC Fault Injection Memory Address Match Compare bits

dsPIC33CH128MP508 FAMILY

FIGURE 4-16: dsPIC33CH128MP508S1 FAMILY INTERRUPT VECTOR TABLE

<div> Decreasing Natural Order Priority </div> <div> ↓ </div> <div> IVT </div>	Reset – GOTO Instruction	0x000000	<div> See Table 4-20 for Interrupt Vector Details </div>
	Reset – GOTO Address	0x000002	
	Oscillator Fail Trap Vector	0x000004	
	Address Error Trap Vector	0x000006	
	Generic Hard Trap Vector	0x000008	
	Stack Error Trap Vector	0x00000A	
	Math Error Trap Vector	0x00000C	
	Reserved	0x00000E	
	Generic Soft Trap Vector	0x000010	
	Reserved	0x000012	
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1	0x000016	
	:	:	
	:	:	
	:	:	
	Interrupt Vector 52	0x00007C	
	Interrupt Vector 53	0x00007E	
	Interrupt Vector 54	0x000080	
	:	:	
	:	:	
	:	:	
	Interrupt Vector 116	0x0000FC	
	Interrupt Vector 117	0x0000FE	
	Interrupt Vector 118	0x000100	
	Interrupt Vector 119	0x000102	
	Interrupt Vector 120	0x000104	
	:	:	
	:	:	
	:	:	
	Interrupt Vector 244	0x0001FC	
	Interrupt Vector 245	0x0001FE	
	START OF CODE	0x000200	

4.6.6 I/O HELPFUL TIPS

1. In some cases, certain pins, as defined in Table 24-18 under “Injection Current”, have internal protection diodes to VDD and VSS. The term, “Injection Current”, is also referred to as “Clamp Current”. On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or lesser than the data sheet absolute maximum ratings, with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low-side internal input clamp diodes, that the resulting current being injected into the device, that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins, by default, after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a ‘0’, regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Select for PORTx registers, in the I/O ports module (i.e., ANSELx), by setting the appropriate bit that corresponds to that I/O port pin to a ‘0’.

Note: Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name, from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1; this indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUX and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to $\sim(VDD - 0.8)$, not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristics specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the Absolute Maximum Ratings in **Section 24.0 “Electrical Characteristics”** of this data sheet. For example:

$$VOH = 2.4V @ IOH = -8 \text{ mA and } VDD = 3.3V$$

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted.

dsPIC33CH128MP508 FAMILY

REGISTER 4-47: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
QEIHOM1R7	QEIHOM1R6	QEIHOM1R5	QEIHOM1R4	QEIHOM1R3	QEIHOM1R2	QEIHOM1R1	QEIHOM1R0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
QEINDX1R7	QEINDX1R6	QEINDX1R5	QEINDX1R4	QEINDX1R3	QEINDX1R2	QEINDX1R1	QEINDX1R0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **QEIHOM1R<7:0>**: Assign QEI Home 1 Input (S1QEIHOM1) to the Corresponding S1RPn Pin bits
See Table 4-27.

bit 7-0 **QEINDX1R<7:0>**: Assign QEI Index 1 Input (S1QEINDX1) to the Corresponding S1RPn Pin bits
See Table 4-27.

REGISTER 4-48: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U1DSRR7	U1DSRR6	U1DSRR5	U1DSRR4	U1DSRR3	U1DSRR2	U1DSRR1	U1DSRR0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U1RXR7	U1RXR6	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **U1DSRR<7:0>**: Assign UART1 Data-Set-Ready ($\overline{S1U1DSR}$) to the Corresponding S1RPn Pin bits
See Table 4-27.

bit 7-0 **U1RXR<7:0>**: Assign UART1 Receive (S1U1RX) to the Corresponding S1RPn Pin bits
See Table 4-27.

dsPIC33CH128MP508 FAMILY

REGISTER 4-88: ADCON3H: ADC CONTROL REGISTER 3 HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CLKSEL1	CLKSEL0	CLKDIV5	CLKDIV4	CLKDIV3	CLKDIV2	CLKDIV1	CLKDIV0
bit 15							bit 8

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
SHREN	—	—	—	—	—	C1EN	C0EN
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 **CLKSEL<1:0>**: ADC Module Clock Source Selection bits

11 = Fvco/4
10 = AFVCO DIV
01 = FOSC
00 = FP (FOSC/2)

bit 13-8 **CLKDIV<5:0>**: ADC Module Clock Source Divider bits

The divider forms a TCORESRC clock used by all ADC cores (shared and dedicated) from the TSRC ADC module clock source selected by the CLKSEL<1:0> bits. Then, each ADC core individually divides the TCORESRC clock to get a core-specific TADCORE clock using the ADCS<6:0> bits in the ADCORExH register or the SHRADCS<6:0> bits in the ADCON2L register.

111111 = 64 Source Clock Periods

...

000011 = 4 Source Clock Periods

000010 = 3 Source Clock Periods

000001 = 2 Source Clock Periods

000000 = 1 Source Clock Period

bit 7 **SHREN**: Shared ADC Core Enable bit

1 = Shared ADC core is enabled
0 = Shared ADC core is disabled

bit 6-2 **Unimplemented**: Read as '0'

bit 1 **C1EN**: Dedicated ADC Core 1 Enable bits

1 = Dedicated ADC Core 1 is enabled
0 = Dedicated ADC Core 1 is disabled

bit 0 **C0EN**: Dedicated ADC Core 0 Enable bits

1 = Dedicated ADC Core 0 is enabled
0 = Dedicated ADC Core 0 is disabled

REGISTER 14-1: SPIxCON1L: SPIx CONTROL REGISTER 1 LOW (CONTINUED)

bit 7	SSEN: Slave Select Enable bit (Slave mode) ⁽²⁾ 1 = \overline{SSx} pin is used by the macro in Slave mode; \overline{SSx} pin is used as the Slave select input 0 = \overline{SSx} pin is not used by the macro (\overline{SSx} pin will be controlled by the port I/O)
bit 6	CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level
bit 5	MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode
bit 4	DISSDI: Disable SDIx Input Port bit 1 = SDIx pin is not used by the module; pin is controlled by port function 0 = SDIx pin is controlled by the module
bit 3	DISSCK: Disable SCKx Output Port bit 1 = SCKx pin is not used by the module; pin is controlled by port function 0 = SCKx pin is controlled by the module
bit 2	MCLKEN: Master Clock Enable bit ⁽³⁾ 1 = MCLK is used by the BRG 0 = PBCLK is used by the BRG
bit 1	SPIFE: Frame Sync Pulse Edge Select bit 1 = Frame Sync pulse (Idle-to-active edge) coincides with the first bit clock 0 = Frame Sync pulse (Idle-to-active edge) precedes the first bit clock
bit 0	ENHBUF: Enhanced Buffer Enable bit 1 = Enhanced Buffer mode is enabled 0 = Enhanced Buffer mode is disabled

- Note 1:** When AUDEN (SPIxCON1H<15>) = 1, this module functions as if CKE = 0, regardless of its actual value.
- 2:** When FRMEN = 1, SSEN is not used.
- 3:** MCLKEN can only be written when the SPIEN bit = 0.
- 4:** This channel is not meaningful for DSP/PCM mode as LRC follows FRMSYPW.

dsPIC33CH128MP508 FAMILY

NOTES:

REGISTER 21-16: FMBXM CONFIGURATION REGISTER (CONTINUED)

bit 9	MBXM9: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #9 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #9 is configured for Master data write (Master to Slave data transfer)
bit 8	MBXM8: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #8 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #8 is configured for Master data write (Master to Slave data transfer)
bit 7	MBXM7: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #7 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #7 is configured for Master data write (Master to Slave data transfer)
bit 6	MBXM6: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #6 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #6 is configured for Master data write (Master to Slave data transfer)
bit 5	MBXM5: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #5 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #5 is configured for Master data write (Master to Slave data transfer)
bit 4	MBXM4: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #4 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #4 is configured for Master data write (Master to Slave data transfer)
bit 3	MBXM3: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #3 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #3 is configured for Master data write (Master to Slave data transfer)
bit 2	MBXM2: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #2 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #2 is configured for Master data write (Master to Slave data transfer)
bit 1	MBXM1: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #1 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #1 is configured for Master data write (Master to Slave data transfer)
bit 0	MBXM0: Mailbox Data Register Channel Direction Fuses bits 1 = Mailbox Register #0 is configured for Master data read (Slave to Master data transfer) 0 = Mailbox Register #0 is configured for Master data write (Master to Slave data transfer)

dsPIC33CH128MP508 FAMILY

REGISTER 21-30: FS1DEVOPT CONFIGURATION REGISTER (SLAVE)

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23						bit 16	

R/PO-1	R/PO-1	R/PO-1	U-1	U-1	U-1	U-1	U-1
S1MSRE	S1SSRE	S1SPI1PIN ⁽¹⁾	—	—	—	—	—
bit 15						bit 8	

U-1	U-1	U-1	U-1	R/PO-1	U-1	U-1	U-1
—	—	—	—	S1ALT12C1	—	—	—
bit 7						bit 0	

Legend:	PO = Program Once bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16 **Unimplemented:** Read as '1'

bit 15 **S1MSRE:** Master Slave Reset Enable bit

- 1 = The Master software-oriented Reset events (Reset Opcode, Watchdog Timer Time-out Reset, Trap Reset, Illegal Instruction Reset) will also cause the Slave subsystem to reset
- 0 = The Master software-oriented Reset events (Reset Opcode, Watchdog Timer Time-out Reset, Trap Reset, Illegal Instruction Reset) will not cause the Slave subsystem to reset

bit 14 **S1SSRE:** Slave Reset Enable bit

- 1 = Slave generated Resets will reset the Slave enable bit in the MSI module
- 0 = Slave generated Resets will not reset the Slave enable bit in the MSI module

bit 13 **S1SPI1PIN:** Slave SPI1 Fast I/O Pad Disable bit⁽¹⁾

- 1 = Slave SPI1 uses PPS (I/O remap) to make connects with device pins
- 0 = Slave SPI1 uses direct connections with specified device pins

bit 12-4 **Unimplemented:** Read as '1'

bit 3 **S1ALT12C1:** Alternate I2C1 Pin Mapping bit

- 1 = Default location for SCL1/SDA1 pins
- 0 = Alternate location for SCL1/SDA1 pins (ASCL1/ASDA1)

bit 2-0 **Unimplemented:** Read as '1'

Note 1: Fixed pin option is only available for higher pin packages (48-pin, 64-pin and 80-pin).

dsPIC33CH128MP508 FAMILY


TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic	Assembly Syntax	Description	# of Words	# of Cycles ⁽¹⁾	Status Flags Affected
60	MIN	MIN <i>Acc</i>	If Accumulator A Less than B Load Accumulator with B or vice versa	1	1	N,OV,Z
		MIN.V <i>Acc, Wd</i>	If Accumulator A Less than B Accumulator Force Minimum Data Range Limit with Limit Excess Result	1	1	N,OV,Z
		MINZ <i>Acc</i>	Accumulator Force Minimum Data Range Limit	1	1	N,OV,Z
		MINZ.V <i>Acc, Wd</i>	Accumulator Force Minimum Data Range Limit with Limit Excess Result	1	1	N,OV,Z
61	MOV	MOV <i>f, Wn</i>	Move f to Wn	1	1	None
		MOV <i>f</i>	Move f to f	1	1	None
		MOV <i>f, WREG</i>	Move f to WREG	1	1	None
		MOV <i>#lit16, Wn</i>	Move 16-bit Literal to Wn	1	1	None
		MOV.b <i>#lit8, Wn</i>	Move 8-bit Literal to Wn	1	1	None
		MOV <i>Wn, f</i>	Move Wn to f	1	1	None
		MOV <i>Wso, Wdo</i>	Move Ws to Wd	1	1	None
		MOV <i>WREG, f</i>	Move WREG to f	1	1	None
		MOV.D <i>Wns, Wd</i>	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D <i>Ws, Wnd</i>	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
62	MOVPA	MOVPA <i>#lit10, DSRPAG</i>	Move 10-bit Literal to DSRPAG	1	1	None
		MOVPA <i>#lit8, TBLPAG</i>	Move 8-bit Literal to TBLPAG	1	1	None
		MOVPA <i>Ws, DSRPAG</i>	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPA <i>Ws, TBLPAG</i>	Move Ws<7:0> to TBLPAG	1	1	None
64	MOVSAC	MOVSAC <i>Acc, Wx, Wxd, Wy, Wyd, AWB</i>	Prefetch and Store Accumulator	1	1	None
65	MPY	MPY <i>Wm*Wn, Acc, Wx, Wxd, Wy, Wyd</i>	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB,SA,SB,SAB
		MPY <i>Wm*Wm, Acc, Wx, Wxd, Wy, Wyd</i>	Square Wm to Accumulator	1	1	OA,OB,OAB,SA,SB,SAB
66	MPY.N	MPY.N <i>Wm*Wn, Acc, Wx, Wxd, Wy, Wyd</i>	-(Multiply Wm by Wn) to Accumulator	1	1	None
67	MSC	MSC <i>Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB</i>	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB,SA,SB,SAB
68	MUL	MUL.SS <i>Wb, Ws, Wnd</i>	{Wnd + 1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
		MUL.SS <i>Wb, Ws, Acc</i>	Accumulator = Signed(Wb) * Signed(Ws)	1	1	None
		MUL.SU <i>Wb, Ws, Wnd</i>	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
		MUL.SU <i>Wb, Ws, Acc</i>	Accumulator = Signed(Wb) * Unsigned(Ws)	1	1	None
		MUL.SU <i>Wb, #lit5, Acc</i>	Accumulator = Signed(Wb) * Unsigned(lit5)	1	1	None
		MUL.US <i>Wb, Ws, Wnd</i>	{Wnd + 1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
		MUL.US <i>Wb, Ws, Acc</i>	Accumulator = Unsigned(Wb) * Signed(Ws)	1	1	None
		MUL.UU <i>Wb, Ws, Wnd</i>	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
		MUL.UU <i>Wb, #lit5, Acc</i>	Accumulator = Unsigned(Wb) * Unsigned(lit5)	1	1	None
		MUL.UU <i>Wb, Ws, Acc</i>	Accumulator = Unsigned(Wb) * Unsigned(Ws)	1	1	None
		MULW.SS <i>Wb, Ws, Wnd</i>	Wnd = Signed(Wb) * Signed(Ws)	1	1	None
		MULW.SU <i>Wb, Ws, Wnd</i>	Wnd = Signed(Wb) * Unsigned(Ws)	1	1	None
		MULW.US <i>Wb, Ws, Wnd</i>	Wnd = Unsigned(Wb) * Signed(Ws)	1	1	None
		MULW.UU <i>Wb, Ws, Wnd</i>	Wnd = Unsigned(Wb) * Unsigned(Ws)	1	1	None
		MUL.SU <i>Wb, #lit5, Wnd</i>	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
		MUL.SU <i>Wb, #lit5, Wnd</i>	Wnd = Signed(Wb) * Unsigned(lit5)	1	1	None
		MUL.UU <i>Wb, #lit5, Wnd</i>	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
		MUL.UU <i>Wb, #lit5, Wnd</i>	Wnd = Unsigned(Wb) * Unsigned(lit5)	1	1	None
		MUL <i>f</i>	W3:W2 = f * WREG	1	1	None

- Note**
- 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.
 - 2: Cycle times for Slave core are different for Master core, as shown in 2.
 - 3: For dsPIC33CH128MP508 devices, the divide instructions must be preceded with a "REPEAT #5" instruction, such that they are executed six consecutive times

dsPIC33CH128MP508 FAMILY

**FIGURE 24-10: SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)
TIMING CHARACTERISTICS**



**TABLE 24-37: SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)
TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	FscP	Maximum SCKx Frequency	—	—	15	MHz	Using PPS pins
			—	—	40	MHz	SPI2 dedicated pins
SP20	TscF	SCKx Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 3)
SP21	TscR	SCKx Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 3)
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 3)
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 3)
SP35	Tsch2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge	—	6	20	ns	
SP36	TdoV2sch, TdoV2scl	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	Using PPS pins
			20	—	—	ns	SPI2 dedicated pins
SP40	TdiV2sch, TdiV2scl	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	Using PPS pins
			10	—	—	ns	SPI2 dedicated pins
SP41	Tsch2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	Using PPS pins
			15	—	—	ns	SPI2 dedicated pins

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.

dsPIC33CH128MP508 FAMILY

TABLE 24-41: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended			
Param No.	Symbol	Characteristic ⁽³⁾		Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs	
			400 kHz mode	1.3	—	μs	
			1 MHz mode ⁽¹⁾	0.5	—	μs	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.28	—	μs	
IS20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be from 10 to 400 pF
			400 kHz mode	20 x (VDD/5.5V)	300	ns	
			1 MHz mode ⁽¹⁾	20 x (VDD/5.5V)	120	ns	
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	20 + 0.1 CB	1000	ns	CB is specified to be from 10 to 400 pF
			400 kHz mode		300	ns	
			1 MHz mode ⁽¹⁾	—	120	ns	
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	
			400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	50	—	ns	
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μs	
			400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μs	Only relevant for Repeated Start condition
			400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.26	—	μs	
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μs	After this period, the first clock pulse is generated
			400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.26	—	μs	
IS33	TSU:STO	Stop Condition Setup Time	100 kHz mode	4	—	μs	
			400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.26	—	μs	
IS34	THD:STO	Stop Condition Hold Time	100 kHz mode	> 0	—	μs	
			400 kHz mode	> 0	—	μs	
			1 MHz mode ⁽¹⁾	> 0	—	μs	
IS40	TAA:SCL	Output Valid from Clock	100 kHz mode	0	3540	ns	
			400 kHz mode	0	900	ns	
			1 MHz mode ⁽¹⁾	0	400	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free before a new transmission can start
			400 kHz mode	1.3	—	μs	
			1 MHz mode ⁽¹⁾	0.5	—	μs	
IS50	CB	Bus Capacitive Loading		—	400	pF	
IS51	TPGD	Pulse Gobbler Delay		65	390	ns	(Note 2)

Note 1: Maximum Pin Capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: Typical value for this parameter is 130 ns.

3: These parameters are characterized but not tested in manufacturing.

dsPIC33CH128MP508 FAMILY

TABLE 24-48: PGAx MODULE SPECIFICATIONS

AC/DC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) ⁽¹⁾ Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic		Min.	Typ.	Max.	Units	Comments
PA01	VIN	Input Voltage Range		AVSS – 0.3	—	AVDD + 0.3	V	
PA02	VCM	Common-Mode Input Voltage Range		AVSS	—	AVDD – 1.6	V	
PA03	VOS	Input Offset Voltage		-2	—	+2	mV	Gain = 32x
PA04	VOS	Input Offset Voltage Drift with Temperature		—	±15	—	µV/°C	
PA05	RIN+	Input Impedance of Positive Input		—	>1M 7 pF	—	Ω pF	
PA06	RIN-	Input Impedance of Negative Input		—	10K 7 pF	—	Ω pF	
PA07	GERR	Gain Error		-2	±0.5	+2	%	Gain = 4x, 8x, 16x, 32x
PA08	LERR	Gain Nonlinearity Error		—	—	0.5	%	% of full scale, Gain = 16x
PA09	IDD	Current Consumption		—	2.0	—	mA	Module is enabled with a 2-volt P-P output voltage swing
PA10a	BW	Small Signal Bandwidth (-3 dB)	G = 4x	—	10	—	MHz	
PA10b			G = 8x	—	5	—	MHz	
PA10c			G = 16x	—	2.5	—	MHz	
PA10d			G = 32x	—	1.25	—	MHz	
PA11	OST	Output Settling Time to 1% of Final Value		—	0.4	—	µs	Gain = 16x, 100 mV input step change
PA12	SR	Output Slew Rate		—	40	—	V/µs	Gain = 16x
PA13	TGSEL	Gain Selection Time		—	1	—	µs	
PA14	TON	Module Turn-on/Setting Time		—	—	10	µs	

Note 1: The PGAx module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 24-49: CONSTANT-CURRENT SOURCE SPECIFICATIONS

Operating Conditions: 3.0V to 3.6V (unless otherwise stated) ⁽¹⁾ Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended							
Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
CC02	I _{REG}	Current Regulation	—	±3	—	%	
CC03	I _{OUT}	Current Output at Terminal	—	10	—	µA	ISRCx pin
			—	50	—	µA	IBIASx pin

Note 1: The constant-current source module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

dsPIC33CH128MP508 FAMILY

Power-Saving Features		
Clock Frequency and Switching	471	
Resources	473	
Power-Saving Features (Master and Slave)	471	
PRAM for Slave dsPIC33CH128MP508S1 Devices	272	
Program Address Space	272	
Construction	295	
Data Access from Program Memory Using		
Table Instructions	296	
Program Memory		
Interfacing with Data Memory Spaces	295	
Organization	273	
Reset Vector	273	
Programmable Gain Amplifier (PGA) Slave	412	
Control Registers	415	
Description	413	
Resources	414	
Programmable Gain Amplifier. See PGA.		
Programmer's Model	38	
Register Descriptions	38	
PTG		
Command Options	258	
Control/Status Registers	248	
Features	246	
Input Descriptions	259	
Output Descriptions	259	
Step Command Format/Description	257	
Q		
QE1		
Control and Status Registers	568	
Overview	565	
Truth Table	566	
Quadrature Encoder Interface (QE1)	565	
Quadrature Encoder Interface. See QE1.		
R		
Referenced Sources	20	
Register Maps		
Master Configuration	668	
Master Interrupt Enable	100	
Master Interrupt Flag	100	
Master Interrupt Priority	101	
Master PMD	489	
Master PPS Input Control	168	
Master PPS Output Control	169	
PORTA	136, 380	
PORTB	136, 380	
PORTC	137, 381	
PORTD	137, 381	
PORTE	138, 382	
Slave Configuration	669	
Slave Interrupt Enable	319	
Slave Interrupt Flag	319	
Slave Interrupt Priority	320	
Slave PMD	489	
Slave PPS Input Control	348	
Slave PPS Output Control	352	
Registers		
ACLKCON1 (Master Auxiliary Clock Control)	449	
ACLKCON1 (Slave Auxiliary Clock Control)	461	
ADCAL1H (ADC Calibration 1 High)	407	
ADCMPPxCON (ADC Digital		
Comparator x Control)	242, 408	
ADCMPPxENH (ADC Digital Comparator x		
Channel Enable High)	243, 409	
ADCMPPxENL (ADC Digital Comparator x		
Channel Enable Low)	243, 409	
ADCON1H (ADC Control 1 High)	226, 388	
ADCON1L (ADC Control 1 Low)	225, 387	
ADCON2H (ADC Control 2 High)	228, 390	
ADCON2L (ADC Control 2 Low)	227, 389	
ADCON3H (ADC Control 3 High)	230, 392	
ADCON3L (ADC Control 3 Low)	229, 391	
ADCON4H (ADC Control 4 High)	394	
ADCON4L (ADC Control 4 Low)	393	
ADCON5H (ADC Control 5 High)	232, 396	
ADCON5L (ADC Control 5 Low)	231, 395	
ADCORExH (Dedicated ADC Core x		
Control High)	398	
ADCORExL (Dedicated ADC Core x		
Control Low)	397	
ADEIEH (ADC Early Interrupt Enable High)	234, 400	
ADEIEL (ADC Early Interrupt Enable Low)	234, 400	
ADEISTATH (ADC Early Interrupt		
Status High)	235, 401	
ADEISTATL (ADC Early Interrupt		
Status Low)	235, 401	
ADFLxCON (ADC Digital Filter x Control)	244, 410	
ADIEH (ADC Interrupt Enable High)	238, 403	
ADIEL (ADC Interrupt Enable Low)	238, 403	
ADLVLTRGH (ADC Level-Sensitive Trigger		
Control High)	233, 399	
ADLVLTRGL (ADC Level-Sensitive Trigger		
Control Low)	233, 399	
ADM0D0H (ADC Input Mode Control 0 High)	236	
ADM0D0L (ADC Input Mode		
Control 0 Low)	236, 402	
ADM0D1L (ADC Input Mode Control 1 Low)	237	
ADSTATH (ADC Data Ready Status High)	239, 404	
ADSTATL (ADC Data Ready Status Low)	239, 404	
ADTRIGNL/ADTRIGNH (ADC Channel Trigger n(x)		
Selection Low/High)	240, 405	
ANSELx (Analog Select for PORTx)	116, 334	
APLLDIV (Slave APLL Output Divider)	463	
APLLDIV1 (Master APLL Output Divider)	451	
APLLFBD1 (Master APLL Feedback Divider)	450	
APLLFBD1 (Slave APLL Feedback Divider)	462	
BIASCON (Current Bias Generator Control)	664	
C1BDIAG0H (CAN Bus Diagnostics 0 High)	214	
C1BDIAG0L (CAN Bus Diagnostics 0 Low)	214	
C1BDIAG1H (CAN Bus Diagnostics 1 High)	215	
C1BDIAG1L (CAN Bus Diagnostics 1 Low)	216	
C1CONH (CAN Control High)	180	
C1CONL (CAN Control Low)	182	
C1DBTCFGH (CAN Data Bit Time		
Configuration High)	184	
C1DBTCFGL (CAN Data Bit Time		
Configuration Low)	184	
C1FIFOBAH (CAN Message Memory Base		
Address High)	198	
C1FIFOBAL (CAN Message Memory Base		
Address Low)	198	
C1FIFOCONHx (CAN FIFO Control x High)	202	
C1FIFOCONLx (CAN FIFO Control x Low)	203	
C1FIFOSTAx (CAN FIFO Status x)	205	
C1FIFOUAHx (CAN FIFO User Address x High)	210	
C1FIFOUALx (CAN FIFO User Address x Low)	210	