

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
peed	180MHz, 200MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
eripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
lumber of I/O	39
rogram Memory Size	88KB (88K x 8)
ogram Memory Type	FLASH, PRAM
EPROM Size	-
AM Size	20K x 8
oltage - Supply (Vcc/Vdd)	3V ~ 3.6V
ata Converters	A/D 31x12b; D/A 4x12b
scillator Type	Internal
perating Temperature	-40°C ~ 125°C (TA)
ounting Type	Surface Mount
ackage / Case	48-TQFP
upplier Device Package	48-TQFP (7x7)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch64mp505-e-pt







- **Note 1: Shaded pins** are up to 5.5 VDC tolerant (refer to Table 3-28 and Table 4-25). For the list of analog ports, refer to Table 3-27 and Table 4-24.
  - 2: The large center pad on the bottom of the package may be left floating or connected to Vss. The four-corner anchor pads are internally connected to the large bottom pad, and therefore, must be connected to the same net as the large center pad.

### **Table of Contents**

1.0	Device Overview	21
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	29
3.0	Master Modules	
4.0	Slave Modules	261
5.0	Master Slave Interface (MSI)	417
6.0	Oscillator with High-Frequency PLL	431
7.0	Power-Saving Features (Master and Slave)	471
8.0	Direct Memory Access (DMA) Controller	491
9.0	High-Resolution PWM (HSPWM) with Fine Edge Placement	501
10.0		
11.0	High-Speed Analog Comparator with Slope Compensation DAC	553
12.0	Quadrature Encoder Interface (QEI) (Master/Slave)	565
13.0	Universal Asynchronous Receiver Transmitter (UART)	583
14.0	Serial Peripheral Interface (SPI)	605
15.0		
16.0	Single-Edge Nibble Transmission (SENT)	633
17.0	Timer1	643
18.0	Configurable Logic Cell (CLC)	647
19.0	32-Bit Programmable Cyclic Redundancy Check (CRC) Generator	659
20.0	Current Bias Generator (CBG)	663
21.0	Special Features	667
22.0	Instruction Set Summary	713
23.0	Development Support	723
24.0	Electrical Characteristics	727
25.0	Packaging Information	767
Appe	endix A: Revision History	791
Index	X	793
The I	Microchip Web Site	803
Custo	omer Change Notification Service	803
Custo	omer Support	803
Prod	luct Identification System	805

# 3.2.9 INTERFACING PROGRAM AND DATA MEMORY SPACES

The dsPIC33CH128MP508 family architecture uses a 24-bit wide Program Space (PS) and a 16-bit wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33CH128MP508 family devices provides two methods by which Program Space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

TABLE 3-22: PROGRAM SPACE ADDRESS CONSTRUCTION

Access Tyres	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	User	0		PC<22:1>		0				
(Code Execution)			0xxx xxxx xxxx xxxx xxx0							
TBLRD/TBLWT	User	ТВ	LPAG<7:0>		Data EA<15:0>					
(Byte/Word Read/Write)		0:	xxx xxxx	xxxx	хх					
	Configuration	TB	LPAG<7:0>		Data EA<15:0>					
		1:	xxx xxxx	xxxx	xxxx xxxx xx	xx				

#### FIGURE 3-12: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



- **Note 1:** The Least Significant bit (LSb) of Program Space addresses is always fixed as '0' to maintain word alignment of data in the Program and Data Spaces.
  - **2:** Table operations are not required to be word-aligned. Table Read operations are permitted in the configuration memory space.

#### REGISTER 3-32: CNSTATX: INTERRUPT CHANGE NOTIFICATION STATUS FOR PORTX REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	_		CNSTAT	Tx<15:8>	_		
bit 15							bit 8

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
	CNSTATx<7:0>											
bit 7												

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 CNSTATx<15:0>: Interrupt Change Notification Status for PORTx bits

When CNSTYLE (CNCONx<11>) = 0:

1 = Change occurred on PORTx[n] since last read of PORTx[n]

0 = Change did not occur on PORTx[n] since last read of PORTx[n]

# REGISTER 3-33: CNEN1x: INTERRUPT CHANGE NOTIFICATION EDGE SELECT FOR PORTX REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNEN1	x<15:8>			
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|       |       |       |       |       |       |       |       |
| bit 7 |       |       |       |       |       | bit 0 |       |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 CNEN1x<15:0>: Interrupt Change Notification Edge Select for PORTx bits

### TABLE 3-34: PORTA REGISTER SUMMARY

ANSELA	_	_	_	_	_	_	_	_	_	_	_	ANSELA<4:0>
TRISA				_	_	-	_	_	-	_	1	TRISA<4:0>
PORTA	-	1	1	-	_	1	1	_	1		1	RA<4:0>
LATA	1	1	1	-		1	1	_	1	1	1	LATA<4:0>
ODCA	1		1	-		1	1	_	1		1	ODCA<4:0>
CNPUA	-	1	1	-	_	1	1	_	1		1	CNPUA<4:0>
CNPDA	1	1	1	-		1	1	_	1	1	1	CNPDA<4:0>
CNCONA	ON		1	-	CNSTYLE	1	1	_	1		1	
CNEN0A	-	1	1	-	_	1	1	_	1		1	CNEN0A<4:0>
CNSTATA	1	1	1	-		1	1	_	1	1	1	CNSTATA<4:0>
CNEN1A				_	_			_			1	CNEN1A<4:0>
CNFA	_			_	_			_	1		1	CNFA<4:0>

dsPIC33CH128MP508 FAMILY

### TABLE 3-35: PORTB REGISTER SUMMARY

ANSELB	_	_	_	_	_	_	AN	NSELB<9:7>		_	_	_		ANSEL	_B<3:0>	
TRISB	TRISB<15:0>															
PORTB	RB<15:0>															
LATB		LATB<15:0>														
ODCB							OD	CB<15:0>								
CNPUB							CNI	PUB<15:0>								
CNPDB							CNI	PDB<15:0>								
CNCONB	ON	_	_	_	CNSTYLE	_	_	1		_	_	1	_	_	_	_
CNEN0B							CN	EN0<15:0>								
CNSTATB	CNSTATB<15:0>															
CNEN1B	CNEN1B<15:0>															
CNFB	CNFB<15:0>															

#### REGISTER 3-93: DMTCLR: DEADMAN TIMER CLEAR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|       |       |       | STEP2 | <7:0> |       |       |       |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0' bit 7-0 **STEP2<7:0>:** DMT Clear Timer bits

 $\verb| 00001000| = Clears STEP1<7:0>, STEP2<7:0> and the Deadman Timer if preceded by the correct$ 

loading of the STEP1<7:0> bits in the correct sequence. The write to these bits may be verified by reading the DMTCNTL/H register and observing the counter being reset.

verified by reading the DIVITCNTL/H register and observing the counter being rese

All Other

Write Patterns = Sets the BAD2 bit; the value of STEP1<7:0> will remain unchanged and the new

value being written to STEP2<7:0> will be captured. These bits are cleared when a

DMT Reset event occurs.

### REGISTER 3-120: C1RXOVIFH: CAN RECEIVE OVERFLOW INTERRUPT STATUS REGISTER HIGH<sup>(1)</sup>

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
RFOVIF<31:24>										
bit 15							bit 8			

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFOVIF	<23:16>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 RFOVIF<31:16>: Unimplemented

Note 1: C1RXOVIFH: FIFO: RFOVIFx (flag needs to be cleared in the FIFO register).

### REGISTER 3-121: C1RXOVIFL: CAN RECEIVE OVERFLOW INTERRUPT STATUS REGISTER LOW(1)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFOVIF	<15:8>			
bit 15							bit 8

R-0	R-0	R-0	R-0	R-0	R-0	R-0	U-0
		ı	RFOVIF<7:1>				_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 RFOVIF<15:8>: Unimplemented

bit 7-1 **RFOVIF<7:1>:** Receive FIFO Overflow Interrupt Pending bits

1 = Interrupt is pending 0 = Interrupt is not pending

bit 0 **Unimplemented:** Read as '0'

Note 1: C1RXOVIFL: FIFO: RFOVIFx (flag needs to be cleared in the FIFO register).




FIGURE 4-5: DATA MEMORY MAP FOR SLAVE dsPIC33CH128MP508S1 DEVICES

# REGISTER 4-106: ADTRIGNL/ADTRIGNH: ADC CHANNEL TRIGGER n(x) SELECTION REGISTERS LOW AND HIGH (x = 0 TO 19; n = 0 TO 4) (CONTINUED)

bit 4-0 **TRGSRCx<4:0>:** Common Interrupt Enable for Corresponding Analog Inputs bits (TRGSRC0 to TRGSRC20 – Even)

- 11111 = ADTRG31 (PPS input)
- 11110 = Master PTG
- 11101 = Slave CLC1
- 11100 = Master CLC1
- 11011 = Reserved
- 11010 = Reserved
- 11001 = Master PWM3 Trigger 2
- 11000 = Master PWM1 Trigger 2
- 10111 = Slave SCCP4 PWM/IC interrupt
- 10110 = Slave SCCP3 PWM/IC interrupt
- 10101 = Slave SCCP2 PWM/IC interrupt
- 10100 = Slave SCCP1 PWM/IC interrupt
- 10011 = Reserved
- 10010 = Reserved
- 10001 = Reserved
- 10000 = Reserved
- 01111 = Slave PWM8 Trigger 1
- 01110 = Slave PWM7 Trigger 1
- 01101 = Slave PWM6 Trigger 1
- 01100 = Slave PWM5 Trigger 1
- 01011 = Slave PWM4 Trigger 2
- 01010 = Slave PWM4 Trigger 1
- 01001 = Slave PWM3 Trigger 2
- 01000 = Slave PWM3 Trigger 1
- 00111 = Slave PWM2 Trigger 2
- 00110 = Slave PWM2 Trigger 1
- 00101 = Slave PWM1 Trigger 2
- 00100 = Slave PWM1 Trigger 1
- 00011 = Reserved
- 00010 = Level software trigger
- 00001 = Common software trigger
- 00000 = No trigger is enabled

### REGISTER 5-7: MRSWFDATA: MASTER READ (SLAVE WRITE) FIFO DATA REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			MRSWFDA	TA<15:8>			
bit 15							bit 8

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			MRSWFDA	ATA<7:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 MRSWFDATA<15:0>: Read FIFO Data Out Register bits

### REGISTER 5-8: MWSRFDATA: MASTER WRITE (SLAVE READ) FIFO DATA REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			MWSRFDA	TA<15:8>			
bit 15							bit 8

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			MWSRFDA	ATA<7:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 MWSRFDATA<15:0>: Write FIFO Data Out Register bits

#### REGISTER 9-6: MPER: MASTER PERIOD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
MPER<15:8> <sup>(1)</sup>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MPER:	<7:0> <sup>(1)</sup>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 MPER<15:0>: Master Period Register bits<sup>(1)</sup>

**Note 1:** Period values less than '0x0010' should not be selected.

#### REGISTER 9-11: LFSR: LINEAR FEEDBACK SHIFT REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				LFSR<14:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LFS	R<7:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **Unimplemented:** Read as '0'

bit 14-0 LFSR<14:0>: Linear Feedback Shift Register bits

A read of this register will provide a 15-bit pseudorandom value.

#### REGISTER 9-22: PGXLEBH: PWM GENERATOR x LEADING-EDGE BLANKING REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	PWMPCI2 <sup>(1)</sup>	PWMPCI1 <sup>(1)</sup>	PWMPCI0 <sup>(1)</sup>
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_	PHR	PHF	PLR	PLF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10-8 **PWMPCI<2:0>:** PWM Source for PCI Selection bits<sup>(1)</sup>

111 = PWM Generator #8 output is made available to PCI logic

110 = PWM Generator #7 output is made available to PCI logic

101 = PWM Generator #6 output is made available to PCI logic

100 = PWM Generator #5 output is made available to PCI logic

011 = PWM Generator #4 output is made available to PCI logic

010 = PWM Generator #3 output is made available to PCI logic

001 = PWM Generator #2 output is made available to PCI logic

000 = PWM Generator #1 output is made available to PCI logic

bit 7-4 Unimplemented: Read as '0'

bit 3 PHR: PWMxH Rising bit

1 = Rising edge of PWMxH will trigger the LEB duration counter

0 = LEB ignores the rising edge of PWMxH

bit 2 PHF: PWMxH Falling bit

1 = Falling edge of PWMxH will trigger the LEB duration counter

0 = LEB ignores the falling edge of PWMxH

bit 1 PLR: PWMxL Rising bit

1 = Rising edge of PWMxL will trigger the LEB duration counter

0 = LEB ignores the rising edge of PWMxL

bit 0 PLF: PWMxL Falling bit

1 = Falling edge of PWMxL will trigger the LEB duration counter

0 = LEB ignores the falling edge of PWMxL

**Note 1:** The selected PWM Generator source does not affect the LEB counter. This source can be optionally used as a PCI input, PCI qualifier, PCI terminator or PCI terminator qualifier (see the description in Register 9-17 and Register 9-18 for more information).

### REGISTER 12-13: INTXTMRL: INTERVAL x TIMER REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INTTMR<15:8>								
bit 15								

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INTTMR<7:0>								
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **INTTMR<15:0>:** Interval Timer Value bits

#### REGISTER 12-14: INTXTMRH: INTERVAL x TIMER REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INTTMR<31:24>								
bit 15							bit 8	


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INTTMR<23:16>								
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'


-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **INTTMR<31:16>:** Interval Timer Value bits



**FIGURE 21-2:** WATCHDOG TIMER BLOCK DIAGRAM





### 25.0 PACKAGING INFORMATION

### 25.1 Package Marking Information

28-Lead SSOP (5.30 mm)



Example



28-Lead UQFN (6x6 mm)



Example



36-Lead UQFN (5x5 mm)



Example



Legend: XX...X Customer-specific information


Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

### 64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Number of Leads	N		64	
Lead Pitch	е		0.50 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	Е		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09 - 0.		
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

#### APPENDIX A: REVISION HISTORY

#### Revision A (August 2017)

This is the initial version of the document.

### Revision B (June 2018)

This revision incorporates the following updates:

- · Registers:
  - Updates Register 3-10, Register 3-13, Register 3-14, Register 3-15, Register 3-102, Register 3-103, Register 3-116,
    - Register 3-117, Register 3-126,

    - Register 3-127, Register 3-129,
    - Register 3-132, Register 3-134,
    - Register 3-135, Register 3-137,
    - Register 3-138, Register 3-162,
    - Register 3-196, Register 4-10, Register 4-11,
    - Register 4-12, Register 4-13, Register 4-14,
    - Register 4-15, Register 4-83 Register 4-86,
    - Register 4-88, Register 10-1, Register 10-5,
    - Register 11-1, Register 11-5, Register 15-3,
    - Register 12-4, Register 12-15,
    - Register 12-16, Register 12-23,
    - Register 12-24, Register 18-3, Register 21-5,
    - Register 21-14, Register 21-26,
    - Register 21-33, Register 21-34,
    - Register 21-35 and Register 21-37.
  - Deletes ADCSSL: ADC CVD Scan Select Register Low, FOSCSEL: Oscillator Source Selection Register, FOSC: Oscillator Configuration Register, FS1OSCSEL: Slave Oscillator Source Selection Register and FS1OSC: Slave Oscillator Configuration Register.
- · Tables:
  - Updates Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 1-1, Table 3-4-Table 3-18 (adds additional information to the legend), Table 3-27, Table 3-35, Table 3-36, Table 3-37, Table 3-45, Table 4-3-Table 4-15 (adds additional information to the legend), Table 4-24, Table 4-33 through Table 4-37, Table 15-1, Table 21-2, Table 21-5, Table 22-2, Table 24-3, Table 24-5, Table 24-6, Table 24-7, Table 24-8, Table 24-9, Table 24-10, Table 24-11, Table 24-12, Table 24-13, Table 24-15, Table 24-16 Table 24-14, Table 24-17, Table 24-22, Table 24-29, Table 24-34-Table 24-40. Table 24-41. Table 24-44, Table 24-45 and Table 24-48.
  - Adds Table 24-13 through Table 24-17.
- · Figures:
  - Updates Figure 3-24, Figure 3-26, Figure 4-7, Figure 4-20, Figure 14-5, Figure 14-6, Figure 14-7, Figure 14-8, Figure 20-1, Figure 21-2 and Figure .

- · Sections:
  - Adds "Referenced Sources" section to front matter.
- · Miscellaneous:
  - Adds headings to all SFR and Register
  - Adds Error Correcting Code (ECC) information.
  - Adds the 48-Lead UQFN package to the document.
  - Removes External Count with External Gate information.