

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit Dual-Core  |
| Speed                      | 180MHz, 200MHz  |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                         |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT              |
| Number of I/O              | 69  |
| Program Memory Size        | 88KB (88K x 8)  |
| Program Memory Type        | FLASH, PRAM   |
| EEPROM Size                | -   |
| RAM Size                   | 20К х 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 34x12b; D/A 4x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 80-TQFP   |
| Supplier Device Package    | 80-TQFP (12x12)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch64mp508-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Pin # | Master Core                      | Slave Core  |
|-------|----------------------------------|---|
| 1     | RP46/PWM1H/RB14                  | S1RP46/S1PWM1H/S1RB14   |
| 2     | RP47/PWM1L/RB15                  | S1RP47/S1PWM6H/S1PWM1L/S1RB15   |
| 3     | MCLR                             | _   |
| 4     | AN12/IBIAS3/ <b>RP48</b> /RC0    | S1AN10/S1RP48/S1RC0   |
| 5     | AN0/CMP1A/RA0                    | S1RA0   |
| 6     | AN1/RA1                          | S1AN15/S1RA1  |
| 7     | AN2/RA2                          | S1AN16/S1RA2  |
| 8     | AN3/IBIAS0/RA3                   | S1AN0/S1CMP1A/S1PGA1P1/S1RA3  |
| 9     | AN4/IBIAS1/RA4                   | S1MCLR3/S1AN1/S1CMP2A/S1PGA2P1/S1PGA3P2/S1RA4                               |
| 10    | AVdd                             | AVDD  |
| 11    | AVss                             | AVss  |
| 12    | AN13/ISRC0/ <b>RP49</b> /RC1     | S1ANA1/ <b>S1RP49</b> /S1RC1  |
| 13    | AN14/ISRC1/ <b>RP50</b> /RC2     | S1ANA0/ <b>S1RP50</b> /S1RC2  |
| 14    | VDD                              | VDD   |
| 15    | Vss                              | Vss   |
| 16    | CMP1B/ <b>RP51</b> /RC3          | S1AN8/S1CMP3B/S1RP51/S1RC3  |
| 17    | OSCI/CLKI/AN5/RP32/RB0           | S1AN5/ <b>S1RP32</b> /S1RB0   |
| 18    | OSCO/CLKO/AN6/IBIAS2/RP33/RB1    | S1AN4/ <b>S1RP33</b> /S1RB1   |
| 19    | DACOUT/AN7/CMP1D/RP34/INT0/RB2   | S1MCLR2/S1AN3/S1ANC0/S1ANC1/S1CMP1D/S1CMP2D/S1CMP3D/<br>S1RP34/S1INT0/S1RB2 |
| 20    | PGD2/AN8/ <b>RP35</b> /RB3       | S1PGD2/S1AN18/S1CMP3A/S1PGA3P1/S1RP35/S1RB3                                 |
| 21    | PGC2/ <b>RP36</b> /RB4           | S1PGC2/S1AN9/S1RP36/S1PWM5L/S1RB4   |
| 22    | Vss                              | Vss   |
| 23    | VDD                              | VDD   |
| 24    | PGD3/ <b>RP37</b> /SDA2/RB5      | S1PGD3/ <b>S1RP37</b> /S1RB5  |
| 25    | PGC3/ <b>RP38</b> /SCL2/RB6      | S1PGC3/ <b>S1RP38</b> /S1RB6  |
| 26    | TDO/AN9/ <b>RP39</b> /RB7        | S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7  |
| 27    | PGD1/AN10/ <b>RP40</b> /SCL1/RB8 | S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8  |
| 28    | PGC1/AN11/ <b>RP41</b> /SDA1/RB9 | S1PGC1/ <b>S1RP41</b> /S1SDA1/S1RB9   |
| 29    | RP52/RC4                         | S1RP52/S1PWM2H/S1RC4  |
| 30    | RP53/RC5                         | S1RP53/S1PWM2L/S1RC5  |
| 31    | Vss                              | Vss   |
| 32    | Vdd                              | Vdd   |
| 33    | TMS/ <b>RP42</b> /PWM3H/RB10     | S1RP42/S1PWM3H/S1RB10   |
| 34    | TCK/ <b>RP43</b> /PWM3L/RB11     | S1RP43/S1PWM8H/S1PWM3L/S1RB11   |
| 35    | TDI/ <b>RP44</b> /PWM2H/RB12     | S1RP44/S1PWM7L/S1RB12   |
| 36    | RP45/PWM2L/RB13                  | S1RP45/S1PWM7H/S1RB13   |

## TABLE 6: 36-PIN UQFN

Legend: RPn and S1RPn represent remappable pins for Peripheral Pin Select functions.

| Pin # | Master Core                             | Slave Core  |
|-------|---|---|
| 1     | RP46/PWM1H/RB14                         | S1RP46/S1PWM6L/S1RB14   |
| 2     | <b>RP47</b> /PWM1L/RB15                 | S1RP47/S1PWM6H/S1RB15   |
| 3     | RP60/RC12                               | S1RP60/S1PWM3H/S1RC12   |
| 4     | RP61/RC13                               | S1RP61/S1PWM3L/S1RC13   |
| 5     | MCLR                                    | _   |
| 6     | RD13                                    | S1ANN0/S1PGA1N2/S1RD13  |
| 7     | AN12/IBIAS3/ <b>RP48</b> /RC0           | S1AN10/ <b>S1RP48</b> /S1RC0  |
| 8     | AN0/CMP1A/RA0                           | S1RA0   |
| 9     | AN1/RA1                                 | S1AN15/S1RA1  |
| 10    | AN2/RA2                                 | S1AN16/S1RA2  |
| 11    | AN3/IBIAS0/RA3                          | S1AN0/S1CMP1A/S1PGA1P1/S1RA3  |
| 12    | AN4/IBIAS1/RA4                          | S1MCLR3/S1AN1/S1CMP2A/S1PGA2P1/S1PGA3P2/S1RA4                               |
| 13    | AVDD                                    | AVDD  |
| 14    | AVss                                    | AVss  |
| 15    | AN13/ISRC0/ <b>RP49</b> /RC1            | S1ANA1/ <b>S1RP49</b> /S1RC1  |
| 16    | AN14/ISRC1/ <b>RP50</b> /RC2            | S1ANA0/ <b>S1RP50</b> /S1RC2  |
| 17    | <b>RP54</b> /RC6                        | S1AN11/S1CMP1B/ <b>S1RP54</b> /S1RC6  |
| 18    | Vdd                                     | VDD   |
| 19    | Vss                                     | Vss   |
| 20    | CMP1B/ <b>RP51</b> /RC3                 | S1AN8/S1CMP3B/ <b>S1RP51</b> /S1RC3   |
| 21    | OSCI/CLKI/AN5/ <b>RP32</b> /RB0         | S1AN5/ <b>S1RP32</b> /S1RB0   |
| 22    | OSCO/CLKO/AN6/IBIAS2/ <b>RP33</b> /RB1  | S1AN4/ <b>S1RP33</b> /S1RB1   |
| 23    | ISRC3/RD10                              | S1AN13/S1CMP2B/S1RD10   |
| 24    | AN15/ISRC2/ <b>RP55</b> /RC7            | S1AN12/ <b>S1RP55</b> /S1RC7  |
| 25    | DACOUT/AN7/CMP1D/ <b>RP34</b> /INT0/RB2 | S1MCLR2/S1AN3/S1ANC0/S1ANC1/S1CMP1D/S1CMP2D/S1CMP3D/S1RP34/<br>S1INT0/S1RB2 |
| 26    | PGD2/AN8/ <b>RP35</b> /RB3              | S1PGD2/S1AN18/S1CMP3A/S1PGA3P1/ <b>S1RP35</b> /S1RB3                        |
| 27    | PGC2/ <b>RP36</b> /RB4                  | S1PGC2/S1AN9/ <b>S1RP36</b> /S1PWM5L/S1RB4                                  |
| 28    | RP56/ASDA1/SCK2/RC8                     | S1RP56/S1ASDA1/S1SCK1/S1RC8   |
| 29    | RP57/ASCL1/SDI2/RC9                     | S1RP57/S1ASCL1/S1SDI1/S1RC9   |
| 30    | SDO2/PCI19/RD8                          | S1SDO1/S1PCI19/S1RD8  |
| 31    | Vss                                     | Vss   |
| 32    | VDD                                     | VDD   |
| 33    | PGD3/ <b>RP37</b> /SDA2/RB5             | S1PGD3/ <b>S1RP37</b> /S1RB5  |
| 34    | PGC3/ <b>RP38</b> /SCL2/RB6             | S1PGC3/ <b>S1RP38</b> /S1RB6  |
| 35    | TDO/AN9/ <b>RP39</b> /RB7               | S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7  |
| 36    | PGD1/AN10/ <b>RP40</b> /SCL1/RB8        | S1PGD1/S1AN7/ <b>S1RP40</b> /S1SCL1/S1RB8                                   |
| 37    | PGC1/AN11/ <b>RP41</b> /SDA1/RB9        | S1PGC1/ <b>S1RP41</b> /S1SDA1/S1RB9   |
| 38    | <b>RP52</b> /RC4                        | S1RP52/S1PWM2H/S1RC4  |
| 39    | <b>RP53</b> /RC5                        | S1RP53/S1PWM2L/S1RC5  |
| 40    | <b>RP58</b> /RC10                       | S1RP58/S1PWM1H/S1RC10   |
| 41    | RP59/RC11                               | S1RP59/S1PWM1L/S1RC11   |
| 42    | Vss                                     | VSS   |
| 43    | VDD                                     |   |
| 44    |   |   |
| 45    | IMS/ <b>KF42</b> /PWM3H/RB10            | 51RF42/51FWM8L/51RB10   |
| 46    | I GK/ <b>KF43</b> /PWM3L/RB11           | STRF43/STFWM8H/STRB11   |
| 4/    |   |   |
| 48    | Kr49/PWM2L/RB13                         | JJ1KF40/S1PWM/H/S1RB13  |

## TABLE 7: 48-PIN QFN/TQFP/UQFN

Legend: RPn and S1RPn represent remappable pins for Peripheral Pin Select functions.

| 51         Vac         Vac           52         RP71/RD7         S1RP71/S1PVM8H/S1RD7           53         RP70/RD6         S1RP70/S1PVM6H/S1RD6           54         RP59/RD5         S1RP69/S1PVM6H/S1RD5           55         PGD3/RP37/SDA2/RB5         S1PGD3/S1RP37/S1RB5           56         PGC3/RP36/SCL2/RB6         S1PCG3/S1RP36/S1RD6           57         RE10         S1RE10           58         TDO/AN9/RP39/RB7         S1MOLR1/S1AN6/S1RP39/S1PVM5H/S1RB7           59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGC1/S1AN7/S1RP40/S1SCL1/S1RB3           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP41/S1SDA1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PVM12/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP53/S1PVM14/L/S1RC10           66         RP59/RC10         S1RP58/S1PVM14/L/S1RC10           67         RP59/RC11         S1RP66/S1PVM34/L/S1RD1           68         RP67/RD3         S1RP65/S1PVM44/L/S1RD1           69         RP57/RD3         S1RP66/S1PVM44/L/S1RD1           70         Vss         Vss </th <th>Pin #</th> <th>Master Core</th> <th>Slave Core</th>                | Pin # | Master Core                      | Slave Core                                |
|---|-------|----------------------------------|---|
| 52         RP71/RD7         \$1RP71/S1PWM8H/S1RD7           53         RP20/RD6         \$1RP70/S1PVM6H/S1RD6           54         RP69/RD5         \$1RP60/S1PVM6H/S1RD6           54         RP69/R93/SD42/RB5         \$1P60J/S1RP3/S1RB5           56         PGC3/RP38/SCL2/RB6         \$1PC0J/S1RP38/S1RB6           57         RE10         \$1RE10           58         TD0/AN9/RP39/RB7         \$1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7           59         RE11         \$1RE11         \$11RE11           60         PGD1/AN10/RP40/SCL1//S1RB         \$1PGC1/S1AN7/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         \$1PGC1/S1RP41/S1SDA1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         \$1PGC1/S1RP41/S1SDA1/S1RB8           62         ASCL2/RE12         \$1RE12           63         RP52/RC4         \$1RP52/S1PVM2L/S1RC4           64         ASDA2/RE13         \$1RE13           67         RF58/RC10         \$1RP59/S1PVM1/LS1RC1           67         RP59/RC11         \$1RP59/S1PVM1/LS1RC5           68         RP58/RC10         \$1RP59/S1PVM1/LS1RC1           69         RP59/RC11         \$1RP59/S1PVM4L/S1RC1           69         RP66/RD2         \$1RP66/S1PVM48/LS1RD1  | 51    | Vdd                              | VDD                                       |
| 53         RP70/RD6         S1RP70/S1PWM6H/S1RD6           54         RP69/RD5         S1RP69/S1PWM6L/S1RD5           55         PGD3/RP37/SDA2/RB5         S1PGD3/S1RP37/S1RB5           56         PGC3/RP38/SCL2/RB6         S1PGC3/S1RP39/S1RB6           57         RE10         S1RE10           58         TDO/AN9/RP39/RB7         S1INCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7           59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGC1/S1RP40/S1SLCL1/S1RB8           61         PGC1/AN11/RP40/SCL1/RB8         S1PGC1/S1RP41/S1SDA1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP58/S1PWM2L/S1RC5           66         RP58/RC10         S1RP58/S1PWM1L/S1RC10           67         RP59/RC11         S1RP58/S1PWM1L/S1RD4           69         RP67/RD3         S1RP68/S1PWM3L/S1RD4           69         RP67/RD3         S1RP66/S1PWM3L/S1RD4           61         RP66/RD0         S1RP66/S1PWM3L/S1RD3           70         Vs5         Vs5           71         VoD         VoD  | 52    | <b>RP71</b> /RD7                 | S1RP71/S1PWM8H/S1RD7                      |
| 54         RP69/RD5         S1RP69/S1PWM6L/S1RD5           55         PGD3/RP37/SDA2/RB5         S1PGD3/S1RP37/S1RB5           56         PGC3/RP38/SCL2/RB6         S1PGC3/S1RP38/S1RB6           57         RE10         S1RE10           58         TDD/AN9/RP39/RB7         S1MCLR1/S1AN6/S1RP39/S1PW/M5H/S1RB7           59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP40/SCL1/RB8         S1PGC1/S1RP41/S1SDA1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PW/M2L/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP53/S1PW/M2L/S1RC4           64         ASDA2/RE13         S1RE73           66         RP58/RC10         S1RP58/S1PW/M1L/S1RC10           67         RP58/RC10         S1RP58/S1PW/M1L/S1RC10           68         RP68/RD4         S1RP58/S1PW/M1L/S1RC10           69         RP67/RD3         S1RP67/S1PW/M1L/S1RC10           70         Vss         Vss           71         Vob         Vob           72         RP66/RD2         S1RP66/S1PW/M8L/S1RD2 <td>53</td> <td>RP70/RD6</td> <td>S1RP70/S1PWM6H/S1RD6</td>                             | 53    | RP70/RD6                         | S1RP70/S1PWM6H/S1RD6                      |
| 55         PGD3/RP37/SDA2/RB5         S1PGD3/S1RP37/S1RB5           56         PGC3/RP38/SCL2/RB6         S1PGC3/S1RP38/S1RB6           57         RE10         S1MCLR1/S1AN6/S1RP39/S1RB6           58         TDO/AN9/RP39/RB7         S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7           59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP41/S1SDA1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP58/S1PWM2L/S1RC4           66         RP56/RC10         S1RP58/S1PWM1L/S1RC10           67         RP59/RC11         S1RP58/S1PWM1L/S1RC11           68         RP66/RD4         S1RP68/S1PWM3L/S1RD4           69         RP67/RD3         S1RP66/S1PWM3L/S1RD4           69         RP67/RD3         S1RP66/S1PWM3L/S1RD1           70         Vss         Vss           71         Vob         Vob           72         RP66/RD2         S1RP66/S1PWM4L/S1RD1           74         RP66/RD2         S1RP66/S1PWM   | 54    | RP69/RD5                         | S1RP69/S1PWM6L/S1RD5                      |
| 56         PGC3/RP38/SCL2/RB6         S1PGC3/S1RP38/S1RB6           57         RE10         S1RE10           58         TD0/AN9/RP39/RB7         S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7           59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGC1/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP40/S1SCL1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA/2RE13         S1RE13           65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP53/RC10         S1RP53/S1PWM1L/S1RC10           67         RP59/RC11         S1RP59/S1PWM1L/S1RC10           68         RP63/RD4         S1RP66/S1PWM3H/S1RD4           69         RP67/RD3         S1RP66/S1PWM3L/S1RD3           70         Vss         Vss           71         VoD         VbD           72         RP66/RD2         S1RP66/S1PWM4L/S1RD2           73         RP65/RD1         S1RP66/S1PWM4L/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD1           75         TMS/RP42/PWM3L/RB10         S1RP64/S1PWM4L/S1RD1   | 55    | PGD3/ <b>RP37</b> /SDA2/RB5      | S1PGD3/ <b>S1RP37</b> /S1RB5              |
| 57         RE10         S1RE10           58         TDO/AN9/RP39/RB7         S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7           59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP41/S1SDA1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP58/RC10         S1RP58/S1PWM1H/S1RC10           67         RP59/RC11         S1RP68/S1PWM1H/S1RC10           68         RP68/RD4         S1RP68/S1PWM3L/S1RD3           70         Vss         Vss           71         VoD         VDD           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP66/S1PWM8L/S1RD1           74         RP66/RD2         S1RP64/S1PWM4L/S1RD1           74         RP66/RD2         S1RP64/S1PWM4L/S1RD1           75         TMS/RP42/PWM3H/RB10         S1RP43/S1RB11           76         TCK/RP43/PWM3L/RB10         S1RP43/S1RB12 <t< td=""><td>56</td><td>PGC3/<b>RP38</b>/SCL2/RB6</td><td>S1PGC3/<b>S1RP38</b>/S1RB6</td></t<> | 56    | PGC3/ <b>RP38</b> /SCL2/RB6      | S1PGC3/ <b>S1RP38</b> /S1RB6              |
| 58         TDO/AN9/RP39/RB7         S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7           59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP40/S1SCL1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE53           65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP58/RC10         S1RP59/S1PWM1L/S1RC10           67         RP59/RC11         S1RP59/S1PWM1L/S1RC11           68         RP66/RD4         S1RP66/S1PWM3L/S1RD4           69         RP67/RD3         S1RP66/S1PWM3L/S1RD4           69         RP66/RD2         S1RP66/S1PWM8L/S1RD2           71         VoD         VoD           72         RP66/RD1         S1RP66/S1PWM8L/S1RD1           74         RP66/RD2         S1RP66/S1PWM8L/S1RD1           75         TMS/RP42/PWM3H/RB10         S1RP43/S1RB1           76         TCK/RP43/PM3L/RB10         S1RP43/S1RB11           77         RE15   | 57    | RE10                             | S1RE10                                    |
| 59         RE11         S1RE11           60         PGD1/AN10/RP40/SCL1/RB8         S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP41/S1SDA1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP58/RC10         S1RP58/S1PWM1H/S1RC10           67         RP58/RC10         S1RP58/S1PWM1L/S1RC11           68         RP68/RD4         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP66/S1PWM3L/S1RD3           70         Vss         Vss           71         VoD         VoD           72         RP66/RD2         S1RP66/S1PVM8L/S1RD2           73         RP66/RD2         S1RP66/S1PVM4L/S1RD1           74         RP64/RD0         S1RP64/S1PVM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP43/S1RB11           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           77  | 58    | TDO/AN9/ <b>RP39</b> /RB7        | S1MCLR1/S1AN6/S1RP39/S1PWM5H/S1RB7        |
| 60         PGD1/AN10/RP40/SCL1/RB8         S1PGD1/S1AN7/S1RP40/S1SCL1/S1RB8           61         PGC1/AN11/RP41/SDA1/RB9         S1PGC1/S1RP41/S1SDA1/S1RB9           62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP59/RC10         S1RP53/S1PWM1L/S1RC10           67         RP59/RC11         S1RP59/S1PWM1L/S1RC10           68         RP68/RD4         S1RP59/S1PWM3L/S1RD4           69         RP67/RD3         S1RP67/S1PWM3L/S1RD4           69         RP67/RD3         S1RP66/S1PWM8L/S1RD2           70         Vss         Vss           71         Vob         Vob           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP65/S1PWM4L/S1RD1           74         RP64/RD0         S1RP42/S1RB10           75         TMS/RP44/PWM3H/RB10         S1RP43/S1RB1           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           78         TD//RP44/PWM2H/RB12         S1RP45/S1RB12   | 59    | RE11                             | S1RE11                                    |
| 61       PGC1/AN11/RP41/SDA1/RB9       S1PGC1/S1RP41/S1SDA1/S1RB9         62       ASCL2/RE12       S1RE12         63       RP52/RC4       S1RP52/S1PWM2H/S1RC4         64       ASDA2/RE13       S1RE13         65       RP53/RC5       S1RP53/S1PWM2L/S1RC5         66       RP58/RC10       S1RP53/S1PWM2L/S1RC5         67       RP59/RC11       S1RP58/S1PWM1H/S1RC10         68       RP68/RD4       S1RP68/S1PWM3H/S1RD4         69       RP67/RD3       S1RP67/S1PWM3L/S1RD3         70       Vss       Vss         71       Vob       Vob         72       RP66/RD2       S1RP66/S1PWM8L/S1RD2         73       RP66/RD1       S1RP66/S1PWM4L/S1RD1         74       RP64/RD0       S1RP64/S1PWM4L/S1RD0         75       TMS/RP42/PWM3H/RB10       S1RP42/S1RB10         76       TCK/RP43/PWM3L/RB11       S1RP43/S1RB11         77       RE14       S1RE14         78       TD//RP44/PWM2H/RB12       S1RP44/S1RB12         79       RE15       S1RE15         80       RP45/PWM2L/RB13       S1RP45/S1RB13   | 60    | PGD1/AN10/ <b>RP40</b> /SCL1/RB8 | S1PGD1/S1AN7/ <b>S1RP40</b> /S1SCL1/S1RB8 |
| 62         ASCL2/RE12         S1RE12           63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP58/RC10         S1RP58/S1PWM1H/S1RC10           67         RP59/RC11         S1RP59/S1PWM1L/S1RC11           68         RP68/RD4         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP67/S1PWM3L/S1RD3           70         Vss         Vss           71         Vob         Vob           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP66/RD2         S1RP66/S1PWM4L/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP43/S1RB11           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13  | 61    | PGC1/AN11/ <b>RP41</b> /SDA1/RB9 | S1PGC1/ <b>S1RP41</b> /S1SDA1/S1RB9       |
| 63         RP52/RC4         S1RP52/S1PWM2H/S1RC4           64         ASDA2/RE13         S1RE13           65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP58/RC10         S1RP58/S1PWM1H/S1RC10           67         RP59/RC11         S1RP59/S1PWM1L/S1RC11           68         RP68/RD4         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP67/S1PWM3L/S1RD3           70         Vss         Vss           71         VDD         VDD           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP65/S1PWM4L/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD1           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 62    | ASCL2/RE12                       | S1RE12                                    |
| 64       ASDA2/RE13       S1RE13         65       RP53/RC5       S1RP53/S1PWM2L/S1RC5         66       RP58/RC10       S1RP58/S1PWM1H/S1RC10         67       RP59/RC11       S1RP59/S1PWM1L/S1RC11         68       RP68/RD4       S1RP68/S1PWM3H/S1RD4         69       RP67/RD3       S1RP67/S1PWM3L/S1RD3         70       Vss       Vss         71       Vob       Vob         72       RP66/RD2       S1RP66/S1PWM8L/S1RD2         73       RP65/RD1       S1RP66/S1PWM4L/S1RD1         74       RP64/RD0       S1RP64/S1PWM4L/S1RD1         75       TMS/RP42/PWM3H/RB10       S1RP42/S1RB10         76       TCK/RP43/PWM3L/RB11       S1RP43/S1RB11         77       RE14       S1RE14         78       TDI/RP44/PWM2H/RB12       S1RP44/S1RB12         79       RE15       S1RE15         80       RP45/PWM2L/RB13       S1RP45/S1RB13  | 63    | RP52/RC4                         | S1RP52/S1PWM2H/S1RC4                      |
| 65         RP53/RC5         S1RP53/S1PWM2L/S1RC5           66         RP58/RC10         S1RP58/S1PWM1H/S1RC10           67         RP59/RC11         S1RP59/S1PWM1L/S1RC11           68         RP68/RD4         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP67/S1PWM3L/S1RD3           70         Vss         Vss           71         Vob         Vob           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP66/S1PWM8L/S1RD2           74         RP64/RD0         S1RP66/S1PWM4H/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP43/S1RB11           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13  | 64    | ASDA2/RE13                       | S1RE13                                    |
| 66         RP58/RC10         S1RP58/S1PWM1H/S1RC10           67         RP59/RC11         S1RP59/S1PWM1L/S1RC11           68         RP68/RD4         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP67/S1PWM3L/S1RD3           70         Vss         Vss           71         VDD         VDD           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP65/S1PWM4H/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD1           75         TMS/RP42/PWM3H/RB10         S1RP43/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RP43/S1RB11           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 65    | RP53/RC5                         | S1RP53/S1PWM2L/S1RC5                      |
| 67         RP59/RC11         S1RP59/S1PWM1L/S1RC11           68         RP68/RD4         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP67/S1PWM3L/S1RD3           70         Vss         Vss           71         Vob         Vob           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP66/S1PWM8L/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD1           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RP43/S1RB11           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13  | 66    | RP58/RC10                        | S1RP58/S1PWM1H/S1RC10                     |
| 68         RP68/RD4         S1RP68/S1PWM3H/S1RD4           69         RP67/RD3         S1RP67/S1PWM3L/S1RD3           70         Vss         Vss           71         VDD         VDD           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP65/S1PWM4L/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RP44/S1RB12           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 67    | RP59/RC11                        | S1RP59/S1PWM1L/S1RC11                     |
| 69         RP67/RD3         S1RP67/S1PWM3L/S1RD3           70         Vss         Vss           71         Vdd         Vdd           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP66/S1PWM8L/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD1           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 68    | RP68/RD4                         | S1RP68/S1PWM3H/S1RD4                      |
| 70         Vss         Vss           71         VDD         VDD           72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP65/S1PWM4H/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13  | 69    | RP67/RD3                         | S1RP67/S1PWM3L/S1RD3                      |
| 71         VDD         VDD           72         RP66/RD2         \$1RP66/S1PWM8L/S1RD2           73         RP65/RD1         \$1RP65/S1PWM4H/S1RD1           74         RP64/RD0         \$1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         \$1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         \$1RP43/S1RB11           77         RE14         \$1RP44/PWM2H/RB12           78         TDI/RP44/PWM2H/RB12         \$1RP44/S1RB12           79         RE15         \$1RP45/S1RB13  | 70    | Vss                              | Vss                                       |
| 72         RP66/RD2         S1RP66/S1PWM8L/S1RD2           73         RP65/RD1         S1RP65/S1PWM4H/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RP44/S1RB12           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 71    | Vdd                              | Vdd                                       |
| 73         RP65/RD1         S1RP65/S1PWM4H/S1RD1           74         RP64/RD0         S1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RP44/S1RB12           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13  | 72    | RP66/RD2                         | S1RP66/S1PWM8L/S1RD2                      |
| 74         RP64/RD0         S1RP64/S1PWM4L/S1RD0           75         TMS/RP42/PWM3H/RB10         S1RP42/S1RB10           76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RP14/S1RB12           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 73    | RP65/RD1                         | S1RP65/S1PWM4H/S1RD1                      |
| 75       TMS/RP42/PWM3H/RB10       \$1RP42/\$1RB10         76       TCK/RP43/PWM3L/RB11       \$1RP43/\$1RB11         77       RE14       \$1RE14         78       TDI/RP44/PWM2H/RB12       \$1RP44/\$1RB12         79       RE15       \$1RE15         80       RP45/PWM2L/RB13       \$1RP45/\$1RB13   | 74    | RP64/RD0                         | S1RP64/S1PWM4L/S1RD0                      |
| 76         TCK/RP43/PWM3L/RB11         S1RP43/S1RB11           77         RE14         S1RE14           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13  | 75    | TMS/ <b>RP42</b> /PWM3H/RB10     | <b>S1RP42</b> /S1RB10                     |
| 77         RE14         S1RE14           78         TDI/RP44/PWM2H/RB12         S1RP44/S1RB12           79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 76    | TCK/ <b>RP43</b> /PWM3L/RB11     | <b>S1RP43</b> /S1RB11                     |
| 78         TDI/RP44/PWM2H/RB12         \$1RP44/S1RB12           79         RE15         \$1RE15           80         RP45/PWM2L/RB13         \$1RP45/S1RB13   | 77    | RE14                             | S1RE14                                    |
| 79         RE15         S1RE15           80         RP45/PWM2L/RB13         S1RP45/S1RB13   | 78    | TDI/ <b>RP44</b> /PWM2H/RB12     | <b>S1RP44</b> /S1RB12                     |
| 80 RP45/PWM2L/RB13 S1RP45/S1RB13  | 79    | RE15                             | S1RE15                                    |
|   | 80    | RP45/PWM2L/RB13                  | S1RP45/S1RB13                             |

#### TABLE 9: 80-PIN TQFP (CONTINUED)

Legend: RPn and S1RPn represent remappable pins for Peripheral Pin Select functions.

## 3.1.7 CPU CONTROL/STATUS REGISTERS

## REGISTER 3-1: SR: CPU STATUS REGISTER

**A.** Accumulator A Overflow Status bit

hit 1E

| R/W-0                | R/W-0                | R/W-0                | R/W-0             | R/C-0 | R/C-0 | R-0   | R/W-0 |
|----------------------|----------------------|----------------------|-------------------|-------|-------|-------|-------|
| OA                   | OB                   | SA <sup>(3)</sup>    | SB <sup>(3)</sup> | OAB   | SAB   | DA    | DC    |
| bit 15               |                      |                      |                   |       |       |       | bit 8 |
|                      |                      |                      |                   |       |       |       |       |
| R/W-0 <sup>(2)</sup> | R/W-0 <sup>(2)</sup> | R/W-0 <sup>(2)</sup> | R-0               | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IPL2 <sup>(1)</sup>  | IPL1 <sup>(1)</sup>  | IPL0 <sup>(1)</sup>  | RA                | N     | OV    | Z     | С     |
| bit 7                |                      |                      |                   |       |       |       | bit 0 |
|                      |                      |                      |                   |       |       |       |       |
| Leaend:              |                      | C = Clearable        | bit               |       |       |       |       |

| Legend:           | C = Clearable bit |                             |                    |
|-------------------|-------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1'= Bit is set   | '0' = Bit is cleared        | x = Bit is unknown |

| DIL 15  | 1 = Accumulator A has overflowed<br>0 = Accumulator A has not overflowed   |
|---------|--|
| bit 14  | <b>OB:</b> Accumulator B Overflow Status bit<br>1 = Accumulator B has overflowed<br>0 = Accumulator B has not overflowed   |
| bit 13  | <ul> <li>SA: Accumulator A Saturation 'Sticky' Status bit<sup>(3)</sup></li> <li>1 = Accumulator A is saturated or has been saturated at some time</li> <li>0 = Accumulator A is not saturated</li> </ul>  |
| bit 12  | <ul> <li>SB: Accumulator B Saturation 'Sticky' Status bit<sup>(3)</sup></li> <li>1 = Accumulator B is saturated or has been saturated at some time</li> <li>0 = Accumulator B is not saturated</li> </ul>  |
| bit 11  | <b>OAB:</b> OA    OB Combined Accumulator Overflow Status bit<br>1 = Accumulator A or B has overflowed<br>0 = Neither Accumulator A or B has overflowed  |
| bit 10  | <ul> <li>SAB: SA    SB Combined Accumulator 'Sticky' Status bit</li> <li>1 = Accumulator A or B is saturated or has been saturated at some time</li> <li>0 = Neither Accumulator A or B is saturated</li> </ul>  |
| bit 9   | DA: DO Loop Active bit<br>1 = DO loop is in progress<br>0 = DO loop is not in progress   |
| bit 8   | <ul> <li>DC: MCU ALU Half Carry/Borrow bit</li> <li>1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred</li> <li>0 = No carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred</li> </ul> |
| Note 1: | The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when $IPL<3> = 1$ .   |

- 2: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
- **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

## 3.6.1.1 Open-Drain Configuration

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Enable for PORTx register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs, other than VDD, by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

# 3.6.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx registers control the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx registers have a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module. When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin, defined as a digital input (including the ANx pins), can cause the input buffer to consume current that exceeds the device specifications.

## 3.6.2.1 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

The following registers are in the PORT module:

- Register 3-23: ANSELx (one per port)
- Register 3-24: TRISx (one per port)
- Register 3-25: PORTx (one per port)
- Register 3-26: LATx (one per port)
- Register 3-27: ODCx (one per port)
- Register 3-28: CNPUx (one per port)
- Register 3-29: CNPDx (one per port)
- Register 3-30: CNCONx (one per port optional)
- Register 3-31: CNEN0x (one per port)
- Register 3-32: CNSTATx (one per port optional)
- Register 3-33: CNEN1x (one per port)
- Register 3-34: CNFx (one per port)

## REGISTER 3-120: C1RXOVIFH: CAN RECEIVE OVERFLOW INTERRUPT STATUS REGISTER HIGH<sup>(1)</sup>

| R-0             | R-0 | R-0              | R-0                                     | R-0      | R-0 | R-0 | R-0   |
|-----------------|-----|------------------|---|----------|-----|-----|-------|
|                 |     |                  | RFOVI                                   | F<31:24> |     |     |       |
| bit 15          |     |                  |   |          |     |     | bit 8 |
|                 |     |                  |   |          |     |     |       |
| R-0             | R-0 | R-0              | R-0                                     | R-0      | R-0 | R-0 | R-0   |
|                 |     |                  | RFOVI                                   | F<23:16> |     |     |       |
| bit 7           |     |                  |   |          |     |     | bit 0 |
|                 |     |                  |   |          |     |     |       |
| Legend:         |     |                  |   |          |     |     |       |
| R = Readable    | bit | W = Writable bit | t U = Unimplemented bit, read as '0'    |          |     |     |       |
| -n = Value at P | OR  | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |          |     |     |       |

bit 15-0 RFOVIF<31:16>: Unimplemented

Note 1: C1RXOVIFH: FIFO: RFOVIFx (flag needs to be cleared in the FIFO register).

## REGISTER 3-121: C1RXOVIFL: CAN RECEIVE OVERFLOW INTERRUPT STATUS REGISTER LOW<sup>(1)</sup>

| B٥                                 | D 0 | D 0 | D 0        | B۵                                 | B۵   | B٥              | P 0   |
|------------------------------------|-----|-----|------------|------------------------------------|------|-----------------|-------|
| K-0                                | R-0 | K-0 | R-0        | K-0                                | K-0  | R-0             | R-0   |
|                                    |     |     | RFOV       | ′IF<15:8>                          |      |                 |       |
| bit 15                             |     |     |            |                                    |      |                 | bit 8 |
|                                    |     |     |            |                                    |      |                 |       |
| R-0                                | R-0 | R-0 | R-0        | R-0                                | R-0  | R-0             | U-0   |
|                                    |     | F   | RFOVIF<7:1 | >                                  |      |                 | —     |
| bit 7                              |     |     |            |                                    |      |                 | bit 0 |
| Lawards                            |     |     |            |                                    |      |                 |       |
| Legena:                            |     |     |            |                                    |      |                 |       |
| R = Readable bit W = Writable bit  |     |     |            | U = Unimplemented bit, read as '0' |      |                 |       |
| -n = Value at POR '1' = Bit is set |     |     |            | '0' = Bit is cle                   | ared | x = Bit is unkr | nown  |
| <u> </u>                           |     |     |            |                                    |      |                 |       |
|                                    |     |     |            |                                    |      |                 |       |

bit 15-8 **RFOVIF<15:8>:** Unimplemented

bit 7-1 **RFOVIF<7:1>:** Receive FIFO Overflow Interrupt Pending bits

1 = Interrupt is pending

0 = Interrupt is not pending

bit 0 Unimplemented: Read as '0'

Note 1: C1RXOVIFL: FIFO: RFOVIFx (flag needs to be cleared in the FIFO register).

## 4.2.5.3 Move and Accumulator Instructions

Move instructions, and the DSP accumulator class of instructions, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

| Note: | For the MOV instructions, the addressing      |
|-------|---|
|       | mode specified in the instruction can differ  |
|       | for the source and destination EA. How-       |
|       | ever, the 4-bit Wb (Register Offset) field is |
|       | shared by both source and destination (but    |
|       | typically only used by one).                  |

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

## 4.2.5.4 MAC Instructions

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the  ${\tt MAC}$  class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

## 4.2.5.5 Other Instructions

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

| U-0                       | U-0                                  | U-0                    | U-0             | r-0                  | r-0              | r-0         | r-0                |  |
|---------------------------|--------------------------------------|------------------------|-----------------|----------------------|------------------|-------------|--------------------|--|
| _                         | —                                    | —                      |                 | —                    | —                | _           |                    |  |
| bit 15                    |                                      |                        |                 |                      |                  | -           | bit 8              |  |
|                           |                                      |                        |                 |                      |                  |             |                    |  |
| R/W-1                     | R/W-0                                | R/W-0                  | R/W-1           | R/W-0                | R/W-1            | R/W-1       | R/W-0              |  |
|                           |                                      |                        | PLLFB           | DIV<7:0>             |                  |             |                    |  |
| bit 7                     |                                      |                        |                 |                      |                  |             | bit 0              |  |
|                           |                                      |                        |                 |                      |                  |             |                    |  |
| Legend:                   |                                      | r = Reserved           | bit             |                      |                  |             |                    |  |
| R = Readab                | R = Readable bit W = Writable bit    |                        |                 | U = Unimpler         | nented bit, read | d as '0'    |                    |  |
| -n = Value at POR '1' = B |                                      | '1' = Bit is set       |                 | '0' = Bit is cleared |                  |             | x = Bit is unknown |  |
|                           |                                      |                        |                 |                      |                  |             |                    |  |
| bit 15-12                 | Unimplemer                           | nted: Read as '        | כ'              |                      |                  |             |                    |  |
| bit 11-8                  | Reserved: N                          | <b>/aintain as</b> '0' |                 |                      |                  |             |                    |  |
| bit 7-0                   | PLLFBDIV<                            | 7:0>: PLL Feed         | back Divider bi | its (also denote     | ed as 'M', PLL n | nultiplier) |                    |  |
|                           | 11111111 =                           | Reserved               |                 |                      |                  |             |                    |  |
|                           |                                      |                        | 1)              |                      |                  |             |                    |  |
|                           | 11001000 = 200 Maximum''             |                        |                 |                      |                  |             |                    |  |
|                           | 10010110 <b>= 150 (default)</b>      |                        |                 |                      |                  |             |                    |  |
|                           | 00010000 = 16 Minimum <sup>(1)</sup> |                        |                 |                      |                  |             |                    |  |
|                           | <br>00000010 =                       | Reserved               |                 |                      |                  |             |                    |  |
|                           | 00000001 =                           | Reserved               |                 |                      |                  |             |                    |  |
|                           | 00000000 =                           | Reserved               |                 |                      |                  |             |                    |  |

#### REGISTER 6-3: PLLFBD: PLL FEEDBACK DIVIDER REGISTER (MASTER)

**Note 1:** The allowed range is 16-200 (decimal). The rest of the values are reserved and should be avoided. The power on the default feedback divider is 150 (decimal) with an 8 MHz FRC input clock. The VCO frequency is 1.2 GHz.

| REGISTER 6-6: | ACLKCON1: AUXILIARY CLOCK CONTROL REGISTER (I | MASTER) |
|---------------|---|---------|
|---------------|---|---------|

| R/W-0                 | R/W-0  | U-0  | U-0             | U-0               | U-0              | U-0             | R/W-0    |
|-----------------------|--|--|-----------------|-------------------|------------------|-----------------|----------|
| APLLEN <sup>(1)</sup> | APLLCK   | —  | —               | —                 | —                | —               | FRCSEL   |
| bit 15                |  |  |                 |                   |                  |                 | bit 8    |
|                       |  |  |                 |                   |                  |                 |          |
| U-0                   | U-0  | r-0  | r-0             | R/W-0             | R/W-0            | R/W-0           | R/W-1    |
|                       | <u> </u>   |  | _               | APLLPRE3          | APLLPRE2         | APLLPRE1        | APLLPRE0 |
| bit 7                 |  |  |                 |                   |                  |                 | bit 0    |
|                       |  |  |                 |                   |                  |                 |          |
| Legend:               |  | r = Reserved b   | it              |                   |                  |                 |          |
| R = Readable          | bit  | W = Writable b   | bit             | U = Unimplem      | nented bit, read | as '0'          |          |
| -n = Value at I       | POR  | '1' = Bit is set   |                 | '0' = Bit is clea | ared             | x = Bit is unkn | iown     |
| bit 15                | APLLEN: Auxiliary PLL Enable/Bypass select bit <sup>(1)</sup> 1 = AFPLLO is connected to the APLL post-divider output (bypass disabled)         0 = AFPLLO is connected to the APLL is put aloals (burgers analyted) |  |                 |                   |                  |                 |          |
| bit 14                | APLLCK: APL<br>1 = Auxiliary I<br>0 = Auxiliary I  | L Phase-Locke<br>PLL is in lock<br>PLL is not in loc   | ed State Status | s bit             |                  |                 |          |
| bit 13-9              | Unimplement  | ed: Read as '0   | ,               |                   |                  |                 |          |
| bit 8                 | FRCSEL: FRC Clock Source Select bit<br>1 = FRC is the clock source for APLL<br>0 = Primary Oscillator is the clock source for APLL   |  |                 |                   |                  |                 |          |
| bit 7-6               | Unimplement  | ed: Read as '0   | ,               |                   |                  |                 |          |
| bit 5-4               | Reserved: Ma   | aintain as '0'   |                 |                   |                  |                 |          |
| bit 3-0               | APLLPRE<3:<br>1111 = Reser   | <b>0&gt;:</b> Auxiliary Pl<br>ved  | L Phase Dete    | ctor Input Divic  | ler bits         |                 |          |
|                       | 1001 = Reser<br>1000 = Input of<br>0111 = Input of<br>0110 = Input of<br>0101 = Input of<br>0100 = Input of<br>0011 = Input of<br>0010 = Input of<br>0001 = Input of<br>0000 = Reser                                 | ved<br>divided by 8<br>divided by 7<br>divided by 6<br>divided by 5<br>divided by 4<br>divided by 3<br>divided by 2<br>divided by 1 (po<br>ved | ower-on defaul  | t selection)      |                  |                 |          |

Note 1: Even with the APLLEN bit set, another peripheral must generate a clock request before the APLL will start.

| U-0          | U-0            | U-0                           | U-0            | r-0                               | r-0   | r-0                | r-0   |
|--------------|----------------|-------------------------------|----------------|-----------------------------------|-------|--------------------|-------|
|              | —              | —                             | _              | _                                 | _     |                    | —     |
| bit 15       | ·              |                               |                | ·                                 |       |                    | bit 8 |
|              |                |                               |                |                                   |       |                    |       |
| R/W-1        | R/W-0          | R/W-0                         | R/W-1          | R/W-0                             | R/W-1 | R/W-1              | R/W-0 |
|              |                |                               | APLLF          | BDIV<7:0>                         |       |                    |       |
| bit 7        |                |                               |                |                                   |       |                    | bit 0 |
|              |                |                               |                |                                   |       |                    |       |
| Legend:      |                | r = Reserved                  | bit            |                                   |       |                    |       |
| R = Readab   | ole bit        | W = Writable                  | bit            | U = Unimplemented bit, read as '0 |       | as '0'             |       |
| -n = Value a | at POR         | '1' = Bit is set              |                | '0' = Bit is cleared              |       | x = Bit is unknown |       |
|              |                |                               |                |                                   |       |                    |       |
| bit 15-12    | Unimpleme      | nted: Read as '               | 0'             |                                   |       |                    |       |
| bit 11-8     | Reserved: N    | <b>/laintain as</b> '0'       |                |                                   |       |                    |       |
| bit 7-0      | APLLFBDIV      | ' <b>&lt;7:0&gt;:</b> APLL Fe | eedback Divide | er bits                           |       |                    |       |
|              | 11111111 =     | Reserved                      |                |                                   |       |                    |       |
|              |                |                               | (1)            |                                   |       |                    |       |
|              | 11001000 =     | 200 maximum                   | ,              |                                   |       |                    |       |
|              | <br>10010110 = | 150 (default)                 |                |                                   |       |                    |       |
|              |                | 10                            |                |                                   |       |                    |       |
|              | 00010000 =     | 16 minimum''                  |                |                                   |       |                    |       |
|              | 00000010 =     | Reserved                      |                |                                   |       |                    |       |
|              | 00000001 =     | Reserved                      |                |                                   |       |                    |       |
|              | 00000000 =     | Reserved                      |                |                                   |       |                    |       |

## REGISTER 6-17: APLLFBD1: APLL FEEDBACK DIVIDER REGISTER (SLAVE)

**Note 1:** The allowed range is 16-200 (decimal). The rest of the values are reserved and should be avoided. The power-on default feedback divider is 150 (decimal) with an 8 MHz FRC input clock; the VCO frequency is 1.2 GHz.

| REGISTER 9-14: | <b>PGxSTAT: PWM GENERATOR x STATUS REGISTER</b> |
|----------------|---|
|                |   |

| HS/C-0 | HS/C-0 | HS/C-0 | HS/C-0 | R-0  | R-0    | R-0   | R-0   |
|--------|--------|--------|--------|------|--------|-------|-------|
| SEVT   | FLTEVT | CLEVT  | FFEVT  | SACT | FLTACT | CLACT | FFACT |
| bit 15 |        |        |        |      |        |       | bit 8 |
|        |        |        |        |      |        |       |       |

| W-0   | W-0   | HS/R/W-0           | R-0    | W-0    | R-0   | R-0    | R-0   |
|-------|-------|--------------------|--------|--------|-------|--------|-------|
| TRSET | TRCLR | CAP <sup>(1)</sup> | UPDATE | UPDREQ | STEER | CAHALF | TRIG  |
| bit 7 |       |                    |        |        |       |        | bit 0 |

| Legend:           | C = Clearable bit | HS = Hardware Settable bit    |                    |
|-------------------|-------------------|-------------------------------|--------------------|
| R = Readable bit  | W = Writable bit  | '0' = Bit is cleared          | x = Bit is unknown |
| -n = Value at POR | '1' = Bit is set  | U = Unimplemented bit, read a | as 'O'             |

| bit 15 | <b>SEVT:</b> PCI Sync Event bit  |
|--------|--|
|        | module is enabled)   |
|        | 0 = No PCI Sync event has occurred   |
| bit 14 | FLTEVT: PCI Fault Active Status bit  |
|        | 1 = A Fault event has occurred (rising edge on PCI Fault output or PCI Fault output is high when module is enabled)  |
|        | 0 = No Fault event has occurred  |
| bit 13 | CLEVT: PCI Current-Limit Status bit  |
|        | 1 = A PCI current-limit event has occurred (rising edge on PCI current-limit output or PCI current-limit out-<br>put is high when module is enabled)   |
|        | 0 = No PCI current-limit event has occurred  |
| bit 12 | FFEVT: PCI Feed-Forward Active Status bit  |
|        | <ul> <li>1 = A PCI feed-forward event has occurred (rising edge on PCI feed-forward output or PCI feed-forward output is high when module is enabled)</li> <li>a No BCI feed forward event has occurred</li> </ul> |
| L:1 11 | 0 - NO PCI leed-loi wald event has occurred  |
| DICTI  | SACT: PCI Sync Status bit  |
|        | 0 = PCI Sync output is active  |
| bit 10 | FLTACT: PCI Fault Active Status bit  |
|        | 1 = PCI Fault output is active   |
|        | 0 = PCI Fault output is inactive   |
| bit 9  | CLACT: PCI Current-Limit Status bit  |
|        | <ul> <li>1 = PCI current-limit output is active</li> <li>0 = PCI current-limit output is inactive</li> </ul>   |
| bit 8  | FFACT: PCI Feed-Forward Active Status bit  |
|        | <ul><li>1 = PCI feed-forward output is active</li><li>0 = PCI feed-forward output is inactive</li></ul>  |
| bit 7  | TRSET: PWM Generator Software Trigger Set bit  |
|        | User software writes a '1' to this bit location to trigger a PWM Generator cycle. The bit location always reads as '0'. The TRIG bit will indicate '1' when the PWM Generator is triggered.                        |
| bit 6  | TRCLR: PWM Generator Software Trigger Clear bit  |
|        | User software writes a '1' to this bit location to stop a PWM Generator cycle. The bit location always reads as '0'. The TRIG bit will indicate '0' when the PWM Generator is not triggered.                       |

**Note 1:** User software may write a '1' to CAP as a request to initiate a software capture. The CAP status bit will be set when the capture event has occurred. No further captures will occur until CAP is cleared by software.

## REGISTER 12-1: QEIXCON: QEIX CONTROL REGISTER (CONTINUED)

| bit 2   | GATEN: External Count Gate Enable bit   |
|---------|---|
|         | <ul> <li>1 = External gate signal controls the position counter/timer operation</li> <li>0 = External gate signal does not affect the position counter/timer operation</li> </ul> |
| bit 1-0 | CCM<1:0>: Counter Control Mode Selection bits   |
|         | 11 = Internal timer with External Gate mode   |

- 10 = External Clock count with External Gate mode
- 01 = External Clock count with External Up/Down mode
- 00 = Quadrature Encoder mode

## REGISTER 12-2: QEIxIOCL: QEIx I/O CONTROL LOW REGISTER

| R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0   | R/W-0   | R/W-0 |
|--------|--------|--------|--------|--------|---------|---------|-------|
| QCAPEN | FLTREN | QFDIV2 | QFDIV1 | QFDIV0 | OUTFNC1 | OUTFNC0 | SWPAB |
| bit 15 |        |        |        |        |         |         | bit 8 |

| R/W-0  | R/W-0  | R/W-0  | R/W-0  | R-x  | R-x   | R-x | R-x   |
|--------|--------|--------|--------|------|-------|-----|-------|
| HOMPOL | IDXPOL | QEBPOL | QEAPOL | HOME | INDEX | QEB | QEA   |
| bit 7  |        |        |        |      |       |     | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15    | <b>QCAPEN:</b> QEIx Position Counter Input Capture by Index Event Enable bit    |
|-----------|---|
|           | 1 = Index match event (positive edge) triggers a position capture event         |
|           | 0 = Index match event (positive edge) does not trigger a position capture event |
| bit 14    | FLTREN: QEAx/QEBx/INDXx/HOMEx Digital Filter Enable bit                         |
|           | 1 = Input pin digital filter is enabled   |
|           | 0 = Input pin digital filter is disabled (bypassed)                             |
| bit 13-11 | QFDIV<2:0>: QEAx/QEBx/INDXx/HOMEx Digital Input Filter Clock Divide Select bits |
|           | 111 = 1:128 clock divide  |
|           | 110 = 1:64 clock divide   |
|           | 101 = 1:32 clock divide   |
|           | 100 = 1.16 CIOCK CIVIDE   |
|           | 011 = 1.4  clock divide   |
|           | 0.01 = 1.2 clock divide   |
|           | 000 = 1:1 clock divide  |
| bit 10-9  | OUTFNC<1:0>: QEIx Module Output Function Mode Select bits                       |
|           | 11 = The CNTCMPx pin goes high when POSxCNT < QEIxLEC or POSxCNT > QEIxGEC      |
|           | 10 = The CNTCMPx pin goes high when POSxCNT < QEIxLEC                           |
|           | 01 = The CNTCMPx pin goes high when $POSxCNT \ge QEIxGEC$                       |
|           | 00 = Output is disabled   |
| bit 8     | SWPAB: Swap QEAx and QEBx Inputs bit  |
|           | 1 = QEAx and QEBx are swapped prior to Quadrature Decoder logic                 |
|           | 0 = QEAx and QEBx are not swapped   |
| bit 7     | HOMPOL: HOMEx Input Polarity Select bit   |
|           | 1 = Input is inverted   |
|           | 0 = Input is not inverted   |
|           |   |

| REGISTER 13-7: | UxRXREG: UARTx RECEIVE BUFFER REGISTER |
|----------------|--|
|----------------|--|

| U-0     | U-0 | U-0 | U-0   | U-0    | U-0 | U-0 | U-0   |
|---------|-----|-----|-------|--------|-----|-----|-------|
| —       | —   | —   | —     | —      | —   | -   | —     |
| bit 15  |     |     | •     |        |     |     | bit 8 |
|         |     |     |       |        |     |     |       |
| R-x     | R-x | R-x | R-x   | R-x    | R-x | R-x | R-x   |
|         |     |     | RXREC | G<7:0> |     |     |       |
| bit 7   |     |     |       |        |     |     | bit 0 |
|         |     |     |       |        |     |     |       |
| Legend: |     |     |       |        |     |     |       |

| Legenu.           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **RXREG<7:0>:** Received Character Data bits 7-0

## REGISTER 13-8: UxTXREG: UARTx TRANSMIT BUFFER REGISTER

| W-x  | U-0   | U-0             | U-0                                      | U-0    | U-0 | U-0 | U-0   |
|--|-------|-----------------|--|--------|-----|-----|-------|
| LAST   | —     | —               | _  | —      | _   | —   | —     |
| bit 15   |       |                 |  |        |     |     | bit 8 |
|  |       |                 |  |        |     |     |       |
| W-x  | W-x   | W-x             | W-x                                      | W-x    | W-x | W-x | W-x   |
|  |       |                 | TXRE                                     | G<7:0> |     |     |       |
| bit 7  |       |                 |  |        |     |     | bit 0 |
|  |       |                 |  |        |     |     |       |
| Legend:  |       |                 |  |        |     |     |       |
| R = Readable   | e bit | W = Writable bi | e bit U = Unimplemented bit, read as '0' |        |     |     |       |
| -n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unknown |       |                 | nown                                     |        |     |     |       |

|  | - |  |
|--|---|--|
|  |   |  |
|  |   |  |
|  |   |  |
|  |   |  |

bit 14-8 Unimplemented: Read as '0'

bit 7-0 TXREG<7:0>: Transmitted Character Data bits 7-0

If the buffer is full, further writes to the buffer are ignored.

| TABLE 15-2: I2Cx RESERVED ADDRESSES | TABLE 15-2: | I2Cx RESERVED ADDRESSES <sup>(1)</sup> |
|-------------------------------------|-------------|--|
|-------------------------------------|-------------|--|

| Slave Address | R/W Bit | Description                            |
|---------------|---------|--|
| 0000 000      | 0       | General Call Address <sup>(2)</sup>    |
| 0000 000      | 1       | Start Byte                             |
| 0000 001      | x       | Cbus Address                           |
| 0000 01x      | x       | Reserved                               |
| 0000 1xx      | х       | HS Mode Master Code                    |
| 1111 0xx      | x       | 10-Bit Slave Upper Byte <sup>(3)</sup> |
| 1111 1xx      | х       | Reserved                               |

Note 1: The address bits listed here will never cause an address match independent of address mask settings.

2: This address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

## REGISTER 16-1: SENTxCON1: SENTx CONTROL REGISTER 1 (CONTINUED)

- bit 4 **PS:** SENTx Module Clock Prescaler (divider) bits
  - 1 = Divide-by-4 0 = Divide-by-1
- bit 3 Unimplemented: Read as '0'
- bit 2-0 NIBCNT<2:0>: Nibble Count Control bits
  - 111 = Reserved; do not use
  - 110 = Module transmits/receives six data nibbles in a SENT data pocket
  - 101 = Module transmits/receives five data nibbles in a SENT data pocket
  - 100 = Module transmits/receives four data nibbles in a SENT data pocket
  - 011 = Module transmits/receives three data nibbles in a SENT data pocket
  - 010 = Module transmits/receives two data nibbles in a SENT data pocket
  - $\tt 001$  = Module transmits/receives one data nibble in a SENT data pocket
  - 000 = Reserved; do not use
- **Note 1:** This bit has no function in Receive mode (RCVEN = 1).
  - **2:** This bit has no function in Transmit mode (RCVEN = 0).

# 18.0 CONFIGURABLE LOGIC CELL (CLC)

- Note 1: This data sheet summarizes the features of the dsPIC33CH128MP508 family of devices. It is not intended to be a comprehensive reference source. For more information, refer to "Configurable Logic Cell (CLC)" (DS70005298) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.
  - The CLC is identical for both Master core and Slave core (where the x represents the number of the specific module being addressed in Master or Slave).
  - 3: All associated register names are the same on the Master core and the Slave core. The Slave code will be developed in a separate project in MPLAB<sup>®</sup> X IDE with the device selection, dsPIC33CH128MP508S1, where the S1 indicates the Slave device. The Master and Slave are CLC1 and CLC2.

FIGURE 18-1: CLCx MODULE

The Configurable Logic Cell (CLC) module allows the user to specify combinations of signals as inputs to a logic function and to use the logic output to control other peripherals or I/O pins. This provides greater flexibility and potential in embedded designs, since the CLC module can operate outside the limitations of software execution, and supports a vast amount of output designs.

There are four input gates to the selected logic function. These four input gates select from a pool of up to 32 signals that are selected using four data source selection multiplexers. Table 18-1 shows an overview of the module.

| ГABLE 18-1: | <b>CLC MODULE OVERVIEW</b> |
|-------------|----------------------------|
|-------------|----------------------------|

|        | Number of CLC<br>Modules |     |
|--------|--------------------------|-----|
| Master | 4                        | Yes |
| Slave  | 4                        | Yes |

Figure 18-3 shows the details of the data source multiplexers and Figure 18-2 shows the logic input gate connections.



## REGISTER 18-3: CLCxSEL: CLCx INPUT MUX SELECT REGISTER (CONTINUED)

| bit 7   | Unimplemented: Read as '0'  |  |  |  |  |
|---------|---|--|--|--|--|
| bit 6-4 | DS2<2:0>: Data Selection MUX 2 Signal Selection bits (Master)<br>111 = Master SCCP2 OC (CCP2IF) out<br>110 = Master SCCP1 OC (CCP1IF) out<br>101 = Reserved<br>100 = Reserved<br>011 = Master UART1 TX input corresponding to CLCx module<br>010 = Master Comparator 1 output<br>001 = Slave CLC2 output<br>000 = Master CLCINB I/O pin |  |  |  |  |
|         | DS2<2:0>: Data Selection MUX 2 Signal Selection bits (Slave)<br>111 = Slave SCCP2 OC (CCP2IF) out<br>110 = Slave SCCP1 OC (CCP1IF) out<br>101 = Reserved<br>100 = Reserved<br>011 = Slave UART1 TX input corresponding to CLCx module<br>010 = Master Comparator 1 output<br>001 = Master CLC2 output<br>000 = Slave CLCINB I/O pin     |  |  |  |  |
| bit 3   | Unimplemented: Read as '0'  |  |  |  |  |
| bit 2-0 | DS1<2:0>: Data Selection MUX 1 Signal Selection bits (Master)<br>111 = Master SCCP4 auxiliary out<br>110 = Master SCCP2 auxiliary out<br>101 = Slave Comparator 3<br>100 = Master REFCLKO output<br>011 = Master INTRC/LPRC clock source<br>010 = CLC3 out<br>001 = Master system clock (FcY)<br>000 = Master CLCINA I/O pin            |  |  |  |  |
|         | DS1<2:0>: Data Selection MUX 1 Signal Selection bits (Slave)<br>111 = Slave SCCP4 auxiliary out<br>110 = Slave SCCP2 auxiliary out<br>101 = Slave Comparator 3<br>100 = Slave REFCLKO output<br>011 = Slave INTRC/LPRC clock source<br>010 = Slave CLC3 out<br>001 = Slave system clock (FCY)   |  |  |  |  |

000 = Slave CLCINA I/O pin

**Note 1:** Valid only for the SPI with PPS selection.



FIGURE 24-11: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 0) TIMING CHARACTERISTICS

NOTES:

80-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | N   | <b>ILLI</b> METER | S     |      |  |
|--------------------------|-----|-------------------|-------|------|--|
| Dimension                | MIN | NOM               | MAX   |      |  |
| Contact Pitch            | E   | 0.50 BSC          |       |      |  |
| Contact Pad Spacing      | C1  |                   | 13.40 |      |  |
| Contact Pad Spacing      | C2  |                   | 13.40 |      |  |
| Contact Pad Width (X80)  | X1  |                   |       | 0.30 |  |
| Contact Pad Length (X80) | Y1  |                   |       | 1.50 |  |
| Distance Between Pads    | G   | 0.20              |       |      |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092B