




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f785-i-ml

PIC16F785/HV785

Device	Program Memory	Data Memory		I/O	10-bit A/D (ch)	Op Amps	Comparators	CCP	Two-Phase PWM	Timers 8/16-bit	Shunt Reg.
	Flash (words)	SRAM (bytes)	EEPROM (bytes)								
PIC16F785	2048	128	256	17+1	12+2	2	2	1	1	2/1	0
PIC16HV785	2048	128	256	17+1	12+2	2	2	1	1	2/1	1

Dual in Line Pin Diagram

20-pin PDIP, SOIC, SSOP




TABLE 1: DUAL IN LINE PIN SUMMARY

I/O	Pin	Analog	Comp.	Op Amps	PWM	Timers	CCP	Interrupt	Pull-ups	Basic
RA0	19	AN0	C1IN+	—	—	—	—	IOC	Y	ICSPDAT
RA1	18	AN1/VREF	C12IN0-	—	—	—	—	IOC	Y	ICSPCLK
RA2	17	AN2	C1OUT	—	—	T0CKI	—	INT/IOC	Y	—
RA3 ⁽¹⁾	4	—	—	—	—	—	—	IOC	Y	MCLR/VPP
RA4	3	AN3	—	—	—	T1G	—	IOC	Y	OSC2/CLKOUT
RA5	2	—	—	—	—	T1CKI	—	IOC	Y	OSC1/CLKIN
RB4	13	AN10	—	OP2-	—	—	—	—	—	—
RB5	12	AN11	—	OP2+	—	—	—	—	—	—
RB6 ⁽²⁾	11	—	—	—	—	—	—	—	—	—
RB7	10	—	—	—	SYNC	—	—	—	—	—
RC0	16	AN4	C2IN+	—	—	—	—	—	—	—
RC1	15	AN5	C12IN1-	—	PH1	—	—	—	—	—
RC2	14	AN6	C12IN2-	OP2	—	—	—	—	—	—
RC3	7	AN7	C12IN3-	OP1	—	—	—	—	—	—
RC4	6	—	C2OUT	—	PH2	—	—	—	—	—
RC5	5	—	—	—	—	—	CCP1	—	—	—
RC6	8	AN8	—	OP1-	—	—	—	—	—	—
RC7	9	AN9	—	OP1+	—	—	—	—	—	—
—	1	—	—	—	—	—	—	—	—	VDD
—	20	—	—	—	—	—	—	—	—	VSS

Note 1: Input only.


2: Open drain.

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F785/HV785 has a 13-bit program counter capable of addressing an 8k x 14 program memory space. Only the first 2k x 14 (0000h-07FFh) for the PIC16F785/HV785 is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first 2k x 14 space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F785/HV785



2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into four banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are General Purpose Registers, implemented as static RAM. The last sixteen register locations in Bank 1 (F0h-FFh), Bank 2 (170h-17Fh), and Bank 3 (1F0h-1FFh) point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read.

Seven address bits are required to access any location in a data memory bank. Two additional bits are required to access the four banks. When data memory is accessed directly, the seven Least Significant address bits are contained within the opcode and the two Most Significant bits are contained in the STATUS register. RP0 and RP1 bits of the STATUS register are the two Most Significant data memory address bits and are also known as the bank select bits. Table 2-1 lists how to access the four banks of registers.

TABLE 2-1: BANK SELECTION

	RP1	RP0
Bank 0	0	0
Bank 1	0	1
Bank 2	1	0
Bank 3	1	1

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file banks are organized as 128 x 8 in the PIC16F785/HV785. Each register is accessed, either directly, by seven address bits within the opcode, or indirectly, through the File Select Register (FSR). When the FSR is used to access data memory, the eight Least Significant data memory address bits are contained in the FSR and the ninth Most Significant address bit is contained in the IRP bit in the STATUS Register. (see **Section 2.4 "Indirect Addressing, INDF and FSR Registers"**).

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-2). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

PIC16F785/HV785

FIGURE 2-2: DATA MEMORY MAP OF THE PIC16F785/HV785

File Address		File Address		File Address		File Address	
Indirect addr. ⁽¹⁾	00h	Indirect addr. ⁽¹⁾	80h	Indirect addr. ⁽¹⁾	100h	Indirect addr. ⁽¹⁾	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	PORTA	105h	TRISA	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	PORTC	107h	TRISC	187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch		10Ch	PIE1	18Ch
	0Dh		8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h	PWMCON1	110h		190h
TMR2	11h	ANSEL0	91h	PWMCON0	111h		191h
T2CON	12h	PR2	92h	PWMCLK	112h		192h
CCPR1L	13h	ANSEL1	93h	PWMPH1	113h		193h
CCPR1H	14h		94h	PWMPH2	114h		194h
CCP1CON	15h	WPUA	95h		115h		195h
	16h	IOCA	96h		116h		196h
	17h		97h		117h		197h
WDTCON	18h	REFCON	98h		118h		198h
	19h	VRCON	99h	CM1CON0	119h		199h
	1Ah	EEDAT	9Ah	CM2CON0	11Ah		19Ah
	1Bh	EEADR	9Bh	CM2CON1	11Bh		19Bh
	1Ch	EECON1	9Ch	OPA1CON	11Ch		19Ch
	1Dh	EECON2 ⁽¹⁾	9Dh	OPA2CON	11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h	General Purpose Register	A0h		120h		1A0h
General Purpose Register 96 Bytes		32 Bytes	BFh				
			C0h				
			EFh				
	6Fh	accesses Bank 0	F0h	accesses Bank 0	16Fh	accesses Bank 0	1EFh
	70h		FFh		170h		1F0h
	7Fh				17Fh		1FFh
Bank 0		Bank 1		Bank 2		Bank 3	

 Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

PIC16F785/HV785

3.4.2.2 OSCTUNE Register

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-1).

The OSCTUNE register has a nominal tuning range of $\pm 12\%$. The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. Due to process variation, the monotonicity and frequency step cannot be specified.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. The HFINTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

REGISTER 3-1: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **TUN<4:0>:** Frequency Tuning bits

01111 = Maximum frequency

01110 =

•

•

•

00001 =

00000 = Center frequency. Oscillator module is running at the calibrated frequency.

11111 =

•

•

•

10000 = Minimum frequency

4.4.1.5 RC2/AN6/C12IN2-/OP2

The RC2 is configurable to function as one of the following:


- General purpose I/O
- Analog input for the A/D Converter
- Analog input to Comparators 1 and 2
- Analog output from Op Amp 2

4.4.1.6 RC3/AN7/C12IN3-/OP1

The RC3 is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D Converter
- Analog input to Comparators 1 and 2
- Analog output for Op Amp 1

FIGURE 4-12: BLOCK DIAGRAM OF RC2 AND RC3




4.4.1.7 RC4/C2OUT/PH2

The RC4 is configurable to function as one of the following:

- General purpose I/O
- Digital output from Comparator 2
- Digital output from the Two-Phase PWM

FIGURE 4-13: BLOCK DIAGRAM OF RC4



PIC16F785/HV785

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit $\overline{\text{T1SYNC}}$ of the T1CON Register is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.5.1 “Reading and Writing Timer1 in Asynchronous Counter Mode”).

Note: The ANSEL0 (91h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read ‘0’.

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

6.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit T1OSCEN of the T1CON Register. The oscillator is a low power oscillator rated for 32.768 kHz. It will continue to run during Sleep. It is primarily intended for a 32.768 kHz tuning fork crystal.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is also the LP oscillator or is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up.

Sleep mode will not disable the system clock when the system clock and Timer1 share the LP oscillator.

TRISA<5> and TRISA<4> bits are set when the Timer1 oscillator is enabled. RA5 and RA4 read as ‘0’ and TRISA<5> and TRISA<4> bits read as ‘1’.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

6.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To setup the timer to wake the device:

- Timer1 of the T1CON Register must be on
- TMR1IE bit of the PIE1 Register must be set
- PEIE bit of the INTCON Register must be set

The device will wake-up on an overflow. If the GIE bit of the INTCON Register is set, the device will wake-up and jump to the Interrupt Service Routine (0004h) on an overflow. If the GIE bit is clear, execution will continue with the next instruction.

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CM2CON1	MC1OUT	MC2OUT	—	—	—	—	T1GSS	C2SYNC	00-- --10	00-- --10
INTCON	GIE	PEIE	TOIE	INTE	RAIE	TOIF	INTF	RAIF	0000 0000	0000 0000
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	$\overline{\text{T1SYNC}}$	TMR1CS	TMR1ON	0000 0000	uuuu uuuu
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu

Legend: — x = unknown, u = unchanged, — = unimplemented, read as ‘0’. Shaded cells are not used by the Timer1 module.

11.3 Effects of a Reset

A device Reset forces all registers to their Reset state. This disables both op amps.

11.4 OPA Module Performance

Common AC and DC performance specifications for the OPA module:

- Common Mode Voltage Range
- Leakage Current
- Input Offset Voltage
- Open Loop Gain
- Gain Bandwidth Product (GBWP)

Common mode voltage range is the specified voltage range for the OPA+ and OPA- inputs, for which the OPA module will perform to within its specifications. The OPA module is designed to operate with input voltages between 0 and $V_{DD}-1.4V$. Behavior for common mode voltages greater than $V_{DD}-1.4V$, or below 0V, are beyond the normal operating range.

Leakage current is a measure of the small source or sink currents on the OPA+ and OPA- inputs. To minimize the effect of leakage currents, the effective impedances connected to the OPA+ and OPA- inputs should be kept as small as possible and equal.

Input offset voltage is a measure of the voltage difference between the OPA+ and OPA- inputs in a closed loop circuit with the OPA in its linear region. The offset voltage will appear as a DC offset in the output equal to the input offset voltage, multiplied by the gain of the circuit. The input offset voltage is also affected by the common mode voltage.

Open loop gain is the ratio of the output voltage to the differential input voltage, (OPA+) - (OPA-). The gain is greatest at DC and falls off with frequency.

Gain Bandwidth Product or GBWP is the frequency at which the open loop gain falls off to 0 dB.

11.5 Effects of Sleep

When enabled, the op amps continue to operate and consume current while the processor is in Sleep mode.

TABLE 11-1: REGISTERS ASSOCIATED WITH THE OPA MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL0	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
ANSEL1	—	—	—	—	ANS11	ANS10	ANS9	ANS8	---- 1111	---- 1111
OPA1CON	OPAON	—	—	—	—	—	—	—	0--- ----	0--- ----
OPA2CON	OPAON	—	—	—	—	—	—	—	0--- ----	0--- ----
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	1111 ----	1111 ----
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for the OPA module.

12.1.7 CONFIGURING THE A/D

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.

To determine sample time, see Table 19-16 and Table 19-17. After this sample time has elapsed, the A/D conversion can be started.

These steps should be followed for an A/D conversion:

1. Configure the A/D module:
 - Configure analog/digital I/O (ANSx)
 - Select A/D conversion clock in the ADCON1 Register
 - Configure voltage reference in the ADCON0 Register
 - Select A/D input channel in the ADCON0 Register
 - Select result format in the ADCON0 Register
 - Turn on A/D module in the ADCON0 Register
2. Configure A/D interrupt (if desired):
 - Clear ADIF bit of the PIR1 Register
 - Set ADIE bit of the PIE1 Register
 - Set PEIE and GIE bits of the INTCON Register
3. Wait the required acquisition time.
4. Start conversion:
 - Set GO/DONE bit (ADCON0<1>)
5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
 - Waiting for the A/D interrupt
6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as T_{AD}. A minimum wait of 2 T_{AD} is required before the next acquisition starts.

EXAMPLE 12-1: A/D CONVERSION

```
;This code block configures the A/D
;for polling, Vdd reference, R/C clock
;and RA0 input.
;
;Conversion start and wait for complete
;polling code included.
;
BCF    STATUS,RP1    ;Bank 1
BSF    STATUS,RP0    ;
MOVLW  B'01110000'   ;A/D RC clock
MOVWF  ADCON1
BSF    TRISA,0        ;Set RA0 to input
BSF    ANSEL0,0       ;Set RA0 to analog
BCF    STATUS,RP0    ;Bank 0
MOVLW  B'10000001'   ;Right, Vdd Vref, AN0
MOVWF  ADCON0
CALL   SampleTime    ;Wait min sample time
BSF    ADCON0,GO      ;Start conversion
BTFSC  ADCON0,GO      ;Is conversion done?
GOTO   $-1            ;No, test again
MOVF   ADRESH,W       ;Read upper 2 bits
MOVWF  RESULTHI
BSF    STATUS,RP0    ;Bank 1
MOVF   ADRESL,W       ;Read lower 8 bits
BCF    STATUS,RP0    ;Bank 0
MOVWF  RESULTLO
```


PIC16F785/HV785

12.3 A/D Operation During Sleep

The A/D Converter module can operate during Sleep. This requires the A/D clock source to be set to the FRC option. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/DONE bit is cleared and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled (ADIE and PEIE bits set), the device awakens from Sleep. If the GIE bit of the INTCON Register is set, the program counter is set to the interrupt vector (0004h). If GIE is clear, the next instruction is executed. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set.

When the A/D clock source is something other than RC, a SLEEP instruction causes the present conversion to be aborted and the A/D module is turned off. The ADON bit remains set.

FIGURE 12-5: A/D TRANSFER FUNCTION



17.2 Instruction Descriptions

ADDLW Add Literal and W

Syntax: `[label] ADDLW k`

Operands: $0 \leq k \leq 255$

Operation: $(W) + k \rightarrow (W)$

Status Affected: C, DC, Z

Description: The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF AND W with f

Syntax: `[label] ANDWF f,d`

Operands: $0 \leq f \leq 127$
 $d \in [0,1]$

Operation: $(W) .AND. (f) \rightarrow (\text{destination})$

Status Affected: Z

Description: AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF Add W and f

Syntax: `[label] ADDWF f,d`

Operands: $0 \leq f \leq 127$
 $d \in [0,1]$

Operation: $(W) + (f) \rightarrow (\text{destination})$

Status Affected: C, DC, Z

Description: Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF Bit Clear f

Syntax: `[label] BCF f,b`

Operands: $0 \leq f \leq 127$
 $0 \leq b \leq 7$

Operation: $0 \rightarrow (f)$

Status Affected: None

Description: Bit 'b' in register 'f' is cleared.

ANDLW AND Literal with W

Syntax: `[label] ANDLW k`

Operands: $0 \leq k \leq 255$

Operation: $(W) .AND. (k) \rightarrow (W)$

Status Affected: Z

Description: The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF Bit Set f

Syntax: `[label] BSF f,b`

Operands: $0 \leq f \leq 127$
 $0 \leq b \leq 7$

Operation: $1 \rightarrow (f)$

Status Affected: None

Description: Bit 'b' in register 'f' is set.

18.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

18.12 PICKit 2 Development Programmer

The PICKit™ 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICKit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC™ Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

18.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.


The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

PIC16F785/HV785

FIGURE 19-1: PIC16F785/HV785 WITH ANALOG DISABLED VOLTAGE-FREQUENCY GRAPH, $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ⁽²⁾



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: Frequency denotes system clock frequency. When using the HFINTOSC the system clock is after the postscaler.

3: The internal shunt regulator of the PIC16HV785 keeps VDD at or below 5.0V (nominal).

19.1 DC Characteristics: PIC16F785/HV785-I (Industrial), PIC16F785/HV785-E (Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)				
			Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended				
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
D001 D001A D001B D001C D001D	VDD	Supply Voltage ⁽²⁾	2.0 2.2 2.5 3.0 4.5	— — — — —	5.5 5.5 5.5 5.5 5.5	V V V V V	FOSC ≤ 4 MHz: PIC16F785 with A/D off PIC16F785 with A/D on, 0°C to +125°C PIC16F785 with A/D on, -40°C to +125°C 4 MHz ≤ FOSC ≤ 10 MHz 10 MHz ≤ FOSC ≤ 20 MHz
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	1.5*	—	—	V	Device in Sleep mode
D003	VPOR	VDD voltage above which the internal POR releases	—	1.8	—	V	See Section 15.2.1 “Power-On Reset” for details.
D003A	VPARM	VDD voltage below which the internal POR rearms	—	1.0	—	V	See Section 15.2.1 “Power-On Reset” for details.
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	—	V/ms	See Section 15.2.1 “Power-On Reset” for details.
D005	VBOR	Brown-out Reset	—	2.1	—	V	

* These parameters are characterized but not tested.

† Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: Maximum supply voltage is VSHUNT for PIC16HV785 device (see Table 19-14).

PIC16F785/HV785

FIGURE 19-6: BROWN-OUT RESET TIMING AND CHARACTERISTICS




TABLE 19-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2 11	— 18	— 24	μs μs	$V_{\text{DD}} = 5.0\text{V}$, -40°C to $+85^{\circ}\text{C}$ Extended temperature
31	TWDT	Watchdog Timer Time-out Period (No Prescaler)	10 10	17 17	25 30	ms ms	$V_{\text{DD}} = 5.0\text{V}$, -40°C to $+85^{\circ}\text{C}$ Extended temperature
32	TOST	Oscillation Start-up Timer Period	—	1024 T_{OSC}	—	—	$T_{\text{OSC}} = \text{OSC1 period}$
33*	TPWRT	Power-up Timer Period	28*	64	132*	ms	$V_{\text{DD}} = 5.0\text{V}$, -40°C to $+85^{\circ}\text{C}$
34	TIOZ	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.0	μs	
35	VBOR	Brown-out Reset Voltage	2.025	—	2.175	V	
36	TBOR	Brown-out Reset Pulse Width	100*	—	—	μs	$V_{\text{DD}} \leq V_{\text{BOR}}$ (D005)

* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16F785/HV785

NOTES:

PIC16F785/HV785

FIGURE 20-2: MAXIMUM I_{DD} vs. F_{osc} OVER V_{DD} (EC MODE)





FIGURE 20-3: TYPICAL I_{DD} vs. F_{osc} OVER V_{DD} (HS MODE)



INDEX

A

A/D	79
Acquisition Requirements	86
Analog Port Pins	80
Associated Registers	89
Block Diagram	79
Calculating Acquisition Time	86
Channel Selection	80
Configuration and Operation	80
Configuring	85
Configuring Interrupt	85
Conversion Clock	80
Effects of Reset	89
Internal Sampling Switch (Rss) Impedance	86
Operation During Sleep	88
Output Format	81
Reference Voltage (VREF)	80
Source Impedance	86
Special Event Trigger	89
Specifications	159, 160, 161
Starting a Conversion	81
Using the ECCP Trigger	89
Absolute Maximum Ratings	141
AC Characteristics	
Load Conditions	150
ADCON0 Register	83
ADCON1 Register	84
Analog-to-Digital Converter. <i>See</i> A/D	
ANSEL Register	93, 94, 101
ANSEL0 Register	82
ANSEL1 Register	82
Assembler	
MPASM Assembler	138

B

Block Diagrams	
(CCP) Capture Mode Operation	58
A/D	79
Analog Input Model	87
CCP PWM	60
Clock Source	23
Comparator 1	64
Comparator 2	66
Compare	58
CVref	71
Fail-Safe Clock Monitor (FSCM)	31
In-Circuit Serial Programming Connections	125
Interrupt Logic	118
On-Chip Reset Circuit	109
OPA Module	75
PIC16F785/HV785	5
RA0 Pin	38
RA1 Pin	38
RA2 Pin	39
RA3 Pin	39
RA4 Pin	40
RA5 Pin	40
RB4 and RB5 Pins	43
RB6 Pin	43
RB7 Pin	43
RC0 and RC1 Pins	43
RC0, RC6 and RC7 Pins	46
RC1 Pin	46

RC2 and RC3 Pins	47
RC4 Pin	47
RC5 Pin	48
Resonator Operation	25
Timer1	51
Timer2	56
TMR0/WDT Prescaler	49
Two Phase PWM	
Complementary Output Mode	101
Simplified Diagram	92
Single Phase Example	98
VR Reference	74
Watchdog Timer (WDT)	121
Brown-out Reset (BOR)	110
Associated Registers	112
Calibration	111
Specifications	154
Timing and Characteristics	154

C

C Compilers	
MPLAB C18	138
MPLAB C30	138
Capture Module. <i>See</i> Capture/Compare/PWM (CCP)	
Capture/Compare/PWM (CCP)	57
Associated Registers	62
Associated Registers w/ Capture/Compare/Timer1 ...	59
Capture Mode	58
CCP1 Pin Configuration	58
Compare Mode	58
CCP1 Pin Configuration	59
Software Interrupt Mode	59
Special Event Trigger and A/D Conversions	59
Timer1 Mode Selection	59
Prescaler	58
PWM Mode	60
Duty Cycle	61
Effects of Reset	62
Example PWM Frequencies and Resolutions ...	61
Operation in Power Managed Modes	62
Operation with Fail-Safe Clock Monitor	62
Setup for Operation	62
Setup for PWM Operation	62
Specifications	156
Timer Resources	57
CCP. <i>See</i> Capture/Compare/PWM (CCP)	
CCP1CON Register	57
CCPR1H Register	57
CCPR1L Register	57
Clock Sources	23
CM1CON0	65
CM2CON1	68
Code Examples	
Assigning Prescaler to Timer0	50
Assigning Prescaler to WDT	50
Changing Between Capture Prescalers	58
Data EEPROM Read	105
Data EEPROM Write	105
EEPROM Write Verify	105
Indirect Addressing	22
Initializing A/D	85
Initializing PORTA	35
Initializing PORTB	42
Initializing PORTC	45

M

MCLR	110
Internal	110
Data	9
Data EEPROM Memory	103
Program	9
.....	201, 193, 138, 139, 137, 139, 138

O

OPA2CON Register	76
OPCODE Field Descriptions	127
Operational Amplifier (OPA) Module	
AC Specifications	158, 159
Associated Registers	77
DC Specifications	158
OPTION_REG Register	17
OSCCON Register	33
Oscillator	
Associated Registers	34
Oscillator Specifications	151
Oscillator Start-up Timer (OST)	
Specifications	154
Oscillator Switching	
Fail-Safe Clock Monitor	31
Two-Speed Clock Start-up	30
OSCTUNE	
Oscillator Tuning Register (Address 90h)	28

P

Packaging	187
PCL and PCLATH	21
Stack	21
PCON	
Power Control Register (Address 8Eh)	20
PCON Register	112
PICSTART Plus Development Programmer	140
PIE1 Register	18
Pin Diagram	2, 3
Pinout Descriptions	
PIC16F684	6
PIR1 Register	19
PORTA	35
Additional Pin Functions	36
Interrupt-on-change	37
Weak Pull-up	36
Associated Registers	41
Pin Descriptions and Diagrams	38
RA0	38
RA1	38
RA2	39
RA3	39
RA4	40
RA5	40
Specifications	152
PORTB	42
Associated Registers	44
Pin Descriptions and Diagrams	43
RB4	43
RB5	43
RB6	43
RB7	43
PORTC	45
Associated Registers	34, 48

Pin Descriptions and Diagrams	46
RC0	46
RC1	46
RC2	47
RC3	47
RC4	47
RC5	48
RC6	46
RC7	46
Specifications	152
Power-Down Mode (Sleep)	123
Power-up Timer (PWRT)	110
Specifications	154
Power-up Timing Delays	112
Precision Internal Oscillator Parameters	153
Prescaler	
Shared WDT/Timer0	50
Switching Prescaler Assignment	50
Program Memory	9
Map and Stack	9
Programming, Device Instructions	127
PWM. See Two Phase PWM	
PWMCLK Register	94
PWMCON0 Register	93
PWMCON1 Register	101
PWMPH1 Register	95
PWMPH2 Register	96

R

Reader Response	202
Read-Modify-Write Operations	127
REFCON (VR Control)	73
Register	
INTCON INTERRUPT CONTROL REGISTER (ADDRESS)	
0Bh, 8Bh, 10Bh or 183h	17
IOCA (Interrupt-on-Change)	37
WPUA (Weak Pull-up PORTA)	36
Registers	
ADCON0 (A/D Control 0)	83
ADCON1 (A/D Control 1)	84
ANSEL (Analog Select)	93, 94, 101
ANSEL0 (Analog Select 0)	82
ANSEL1 (Analog Select 1)	82
CCP1CON (CCP Operation)	57
CCPR1H	57
CCPR1L	57
CM1CON0 (C1 Control)	65
CM1CON0 (C2 Control)	
CM2CON0	67
CM2CON1 (C2 Control)	68
CONFIG (Configuration Word)	108
Data Memory Map	10
EEADR (EEPROM Address)	103
EECON1 (EEPROM Control 1)	104
EECON2 (EEPROM Control 2)	104
EEDAT (EEPROM Data)	103
INTCON (Interrupt Control)	17
IOCA (Interrupt-on-Change PORTA)	37
Op Amp 2 Control Register (OPA2CON)	76
OPTION_REG	
OPTION REGISTER	16
OPTION_REG (Option)	17
OSCCON (Oscillator Control)	33
PCON (Power Control)	112
PIE1 (Peripheral Interrupt Enable 1)	18

V

Voltage Reference (VR)	
Specifications.....	157
Voltage Reference Output (VREF) BUFFER	
Specifications.....	157
Voltage References	70
Associated Registers	74
Configuring CVref	70
CVref (Comparator Reference).....	70
CVref Accuracy	70
Fixed VR reference	73
VR Stabilization.....	74
VREF. SEE A/D Reference Voltage	

W

Wake-up Using Interrupts	123
Watchdog Timer (WDT)	121
Associated Registers	122
Clock Source.....	121
Modes	121
Period.....	121
Specifications.....	154
WDTCON Register	122
WPUA (Weak Pull-up PORTA)	36
WPUA Register	36
WWW Address.....	201
WWW, On-Line Support	4

X

XORLW Instruction	134
XORWF Instruction	135



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://support.microchip.com>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo

Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara

Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto

Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200
Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138
Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-4182-8400
Fax: 91-80-4182-8422

India - New Delhi

Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166
Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526
Fax: 886-3-572-6459

Taiwan - Kaohsiung

Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham

Tel: 44-118-921-5869