E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16hv785-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Міскоснір **РІС16F785/HV785**

20-Pin Flash-Based 8-Bit CMOS Microcontroller

High-Performance RISC CPU:

- Only 35 Instructions to Learn:
 - All single-cycle instructions except branches
- · Operating Speed:
 - DC 20 MHz oscillator/clock input
- DC 200 ns instruction cycle
- Interrupt Capability
- 8-Level Seep Hardware Stack
- Direct, Indirect and Relative Addressing modes

Special Microcontroller Features:

- Precision Internal Oscillator:
- Factory calibrated to ±1%
- Software selectable frequency range of 8 MHz to 32 kHz
- Software tunable
- Two-Speed Start-up mode
- Crystal fail detect for critical applications
- Clock mode switching during operation for power savings
- Power-Saving Sleep mode
- Wide Operating Voltage Range (2.0V-5.5V)
- Industrial and Extended Temperature Range
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with Software Control
 Option
- Enhanced Low-Current Watchdog Timer (WDT) with on-chip Oscillator (software selectable nominal 268 seconds with full prescaler) with Software Enable
- Multiplexed Master Clear with Pull-up/Input Pin
- Programmable Code Protection
- High-Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM retention: > 40 years

Low-Power Features:

- Standby Current:
- 30 nA @ 2.0V, typical
- Operating Current:
 - 8.5 $\mu A @$ 32 kHz, 2.0V, typical
- 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
- 1 μA @ 2.0V, typical
- Timer1 Oscillator Current:
- 2 μA @ 32 kHz, 2.0V, typical

Peripheral Features:

- High-Speed Comparator module with:
 - Two independent analog comparators
 Programmable on-chip voltage reference (CVREF) module (% of VDD)
 - 1.2V band gap voltage reference
 - Comparator inputs and outputs externally accessible
 - < 40 ns propagation delay
 - 2 mv offset, typical
- Operational Amplifier module with 2 independent Op Amps:
 - 3 MHz GBWP, typical
 - All I/O pins externally accessible
- Two-Phase Asynchronous Feedback PWM module:
 - Complementary output with programmable dead band delay
 - Infinite resolution analog duty cycle
 - Sync Output/Input for multi-phase PWM
 - FOSC/2 maximum PWM frequency
- A/D Converter:
 - 10-bit resolution and 14 channels (2 internal)
- 17 I/O pins and 1 Input-only Pin:
 - High-current source/sink for direct LED drive
 - Interrupt-on-pin change
 - Individually programmable weak pull-ups
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTOSC mode selected
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Capture, Compare, PWM module:
 - 16-bit Capture, max resolution 12.5 ns
 Compare, max resolution 200 ns
 - Compare, max resolution 200 hs
 - 10-bit PWM with 1 output channel, max frequency 20 kHz
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- Shunt Voltage Regulator (PIC16HV785 only):
 - 5 volt regulation
 - 4 mA to 50 mA shunt range

2.2.2.3 INTCON Register

The Interrupt Control register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE bit of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TOIE	INTE	RAIE ⁽¹⁾	T0IF ⁽²⁾	INTF	RAIF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
bit 5	TOIE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 interrupt
	0 = Disables the TMR0 interrupt
bit 4	INTE: RA2/AN2/T0CKI/INT/C1OUT External Interrupt Enable bit
	1 = Enables the RA2/AN2/T0CKI/INT/C1OUT external interrupt
	0 = Disables the RA2/AN2/T0CKI/INT/C1OUT external interrupt
bit 3	RAIE: PORTA Change Interrupt Enable bit ⁽¹⁾
	1 = Enables the PORTA change interrupt
	0 = Disables the PORTA change interrupt
bit 2	T0IF: TMR0 Overflow Interrupt Flag bit ⁽²⁾
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INTF: RA2/AN2/T0CKI/INT/C1OUT External Interrupt Flag bit
	1 = The RA2/AN2/T0CKI/INT/C1OUT external interrupt occurred (must be cleared in software)
	0 = The RA2/AN2/T0CKI/INT/C1OUT external interrupt did not occur
bit 0	RAIF: PORTA Change Interrupt Flag bit
	1 = When at least one of the PORTA <5:0> pins changed state (must be cleared in software)
	0 = None of the PORTA <5:0> pins have changed state
Note 1:	IOCA register must also be enabled.
•	

2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing T0IF bit.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 q000
OSCTUNE	—	_	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
PIE1	EEIE	ADIE	CCP1IE	C2IE	C1IE	OSFIE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	EEIF	ADIF	CCP1IF	C2IF	C1IF	OSFIF	TMR2IF	TMR1IF	0000 0000	0000 0000

TABLE 3-4:	SUMMARY OF REGISTERS	ASSOCIATED WITH	CLOCK SOURCES
------------	----------------------	------------------------	----------------------

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0', q = value depends on condition. Shaded cells are not used by oscillators.

Note 1: See Register 15.2 for operation of all Configuration Word bits.

PIC16F785/HV785

REGISTER 4-2: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
	_	TRISA5 ⁽²⁾	TRISA4 ⁽²⁾	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Dit 7-6	Unimplemented: Read as '0'
bit 5-0	TRISA<5:0>: PORTA Tri-State Control bit ^{(1), (2)}
	1 = PORTA pin configured as an input (tri-stated)
	0 = PORTA pin configured as an output
bit 0	C: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred

Note 1: TRISA<3> always reads '1'.

2: TRISA<5:4> always reads '1' in XT, HS and LP OSC modes.

4.2 Additional Pin Functions

Every PORTA pin on the PIC16F785/HV785 has an interrupt-on-change option and a weak pull-up option. The next three sections describe these functions.

4.2.1 WEAK PULL-UPS

Each of the PORTA pins has an individually configurable internal weak pull-up. Control bits WPUAx enable or disable each pull-up. Refer to Register 4-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the RAPU bit in the (OPTION Register. The weak pull-up on RA3 is automatically enabled when RA3 is configured as MCLR.

REGISTER 4-3: WPUA: WEAK PULL-UP REGISTER

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	WPUA5 ⁽⁴⁾	WPUA4 ⁽⁴⁾	WPUA3 ⁽³⁾	WPUA2	WPUA1	WPUA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 WPUA<5:0>: Weak Pull-up Register bits

- 1 = Pull-up enabled
- 0 = Pull-up disabled

Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).

3: The RA3 pull-up is automatically enabled when configured as MCLR in the Configuration Word.

4: WPUA<5:4> always reads '1' in XT, HS and LP OSC modes.

4.4 PORTC and TRISC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 4-8). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin). Example 4-3 shows how to initialize PORTC.

Reading the PORTC register (Register 4-7) reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

The TRISC register controls the direction of the PORTC pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

When RC4 or RC5 is configured as an op amp output, the corresponding RC4 or RC5 digital output driver will automatically be disabled regardless of the TRISC<4> or TRISC<5> value.

Note:	The ANSEL0 (91h) and ANSEL1 (93h)
	registers must be initialized to configure
	an analog channel as a digital input. Pins
	configured as analog inputs will read '0'.

EXAMPLE 4-3:	INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	
CLRF	PORTC	;Init PORTC
BSF	STATUS, RPO	;Bank 1
CLRF	ANSEL0	;digital I/O
CLRF	ANSEL1	;digital I/O
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	; and set RC<5:4,1:0>
		; as outputs
BCF	STATUS, RPO	;Bank 0

REGISTER 4-7: PORTC: PORTC REGISTER

R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x	R/W-x	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

RC<7:0>: PORTC General Purpose I/O Pin bits 1 = Port pin is greater than VIH

- 0 = Port pin is less than VIL
- **Note 1:** Data latches are unknown after a POR, but each port bit reads '0' when the corresponding analog select bit is '1' (see Registers 12-1 and 12-2 on page 82).

REGISTER 4-8: TRISC: PORTC TRI-STATE REGISTER

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

- TRISC<7:0>: PORTC Tri-State Control bits
- 1 = PORTC pin configured as an input (tri-stated)
- 0 = PORTC pin configured as an output

PIC16F785/HV785

REGISTER	R 6-1: T1CON	N: TIMER1 C	ONTROL RE	GISTER			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T1GINV ⁽¹	I) TMR1GE ⁽²⁾	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0
Logondi							
R – Readal	hle hit	W – Writable	hit	II – I Inimpler	nented hit read	1 as '0'	
-n = Value :	at POR	'1' = Bit is set	Dit	$0^{\circ} = \text{Bit is cle}$	ared	x = Bit is unkr	nown
bit 7	T1GINV: Time 1 = Timer1 ga 0 = Timer1 ga	er1 Gate Invert ate is high true ate is low true (bit ⁽¹⁾ (see bit 6) see bit 6)				
bit 6	TMR1GE: Timer1 Gate Enable bit ⁽²⁾ <u>If TMR1ON = 0:</u> This bit is ignored <u>If TMR1ON = 1:</u> 1 = Timer1 is on if Timer1 gate is true (see bit 7) 0 = Timer1 is on independent of Timer1 gate						
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale Value						
bit 3	T1OSCEN: LP Oscillator Enable Control bit <u>If System Clock is INTOSC without CLKOUT or LP mode:</u> 1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off <u>Else:</u> This bit is impored						
bit 2	it 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit $\frac{\text{TMR1CS} = 1}{1}$ 1 = Do not synchronize external clock input 0 = Synchronize external clock input $\frac{\text{TMR1CS} = 0}{2}$ This bit is innored. Timer1 uses the internal clock						
bit 1	TMR1CS: Timer1 Clock Source Select bit 1 = External clock from T1CKI pin (on the rising edge) 0 = Internal clock (Fosc/4)						
bit 0	TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1						
Note 1: 2:	T1GINV bit inverts	s the Timer1 gates to use	ate logic, regai either T1G pin	rdless of sourc or C2OUT, as	e. selected by T [,]	1GSS bit (CM20	CON1<1>), as

a Timer1 gate source.

8.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP. The special event trigger is generated by a compare match and will clear both TMR1H and TMR1L registers.

TABLE 8-1: CCP MODE – TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 8-1: CCP1CON: CCP OPERATION REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:								
R = Readable	e bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7-6	Unimplen	nented: Read as '0'.						
bit 5-4	DC1B<1:0	>: PWM Duty Cycle Least	Significant bits					
	<u>Capture n</u> Unused	node:						
	<u>Compare</u> Unused	mode:						
	<u>PWM mod</u> These bits	<u>le:</u> are the two LSbs of the P	WM duty cycle. The eight MSt	os are found in CCPR1L.				
bit 3-0 CCP1M<3:0>: CCP Mode Select bits								
	0000 = C	apture/Compare/PWM off	(resets CCP module)					
	0001 = U	nused (reserved)		,				
	0010 = C	ompare mode, toggle outp	ut on match (CCP1IF bit is set	.)				
	0011 = 0 0100 = C	apture mode every falling	edae					
	0100 = 0 0101 = C	apture mode, every rising	edge					
	0110 = C	apture mode, every 4th ris	ing edge					
	0111 = C	1111 = Capture mode, every 16th rising edge						
	1000 = C	ompare mode, set output o	on match (CCP1IF bit is set)					
	1001 = C	ompare mode, clear outpu	t on match (CCP1IF bit is set)					
	1010 = C is	ompare mode, generate so unaffected)	oftware interrupt on match (CC	P1IF bit is set, CCP1 pin				
	1011 = C is	ompare mode, trigger spec started if the A/D module i	cial event (CCP1IF bit is set; T s enabled. CCP1 pin is unaffe	MR1 is reset, and A/D conversion or the conversion of the conversi				
	110x = P	WM mode: CCP1 output is	high true.					
	111x = P	WM mode: CCP1 output is	low true.					

- **Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the DC1B<1:0> bits of the CCP1CON register. Up to 10 bits of resolution is available. The CCPR1L contains the eight MSbs and the DC1B<1:0> contains the two LSbs. In PWM mode, CCPR1H is a read-only register.

Equation 8-2 is used to calculate the PWM duty cycle in time.

EQUATION 8-2: PWM DUTY CYCLE

 $PWM \ duty \ cycle = (CCPR1L:CCP1CON < 5:4>) \bullet$

TOSC • (*TMR2 prescale value*)

CCPR1L and DC1B<1:0> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e. the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

Because of the buffering, the module waits until the timer resets, instead of starting immediately. This means that enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the RC5/CCP1 pin is cleared.

The maximum PWM resolution is a function of PR2 as shown by Equation 8-3.

EQUATION 8-3: PWM RESOLUTION

Resolution = $\frac{\log[4(PR2 + 1)]}{\log(2)}$ bits

Note: If the PWM duty cycle value is longer than the PWM period, the assigned PWM pin(s) will remain unchanged.

TABLE 8-3:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz ⁽¹⁾	4.88 kHz ⁽¹⁾	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

Note 1: Changing duty cycle will cause a glitch.

9.2 Comparator Outputs

The comparator outputs are read through the CM1CON0, COM2CON0 or CM2CON1 registers. CM1CON0 and CM2CON0 each contain the individual comparator output of Comparator 1 and Comparator 2, respectively. CM2CON2 contains a mirror copy of both comparator outputs facilitating a simultaneous read of both comparator. These bits are read-only. The comparator outputs may also be directly output to the RA2/AN2/T0CKI/INT/C1OUT and RC4/C2OUT/PH2

I/O pins. When enabled, multiplexers in the output path of the RA2 and RC4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 9-1 and Figure 9-2 show the output block diagrams for Comparators 1 and 2, respectively.

The TRIS bits will still function as an output enable/ disable for the RA2/AN2/T0CKI/INT/C1OUT and RC4/ C2OUT/PH2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C1POL and C2POL bits of the CMxCON0 Register.

Timer1 gate source can be configured to use the T1G pin or Comparator 2 output as selected by the T1GSS bit of the CM2CON1 Register. The Timer1 gate feature can be used to time the duration or interval of analog events. The output of Comparator 2 can also be synchronized with Timer1 by setting the C2SYNC bit of the CM2CON1 Register. When enabled, the output of Comparator 2 is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, Comparator 2 is latched after the prescaler. To prevent a race condition, the Comparator 2 output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator 2 Block Diagram (Figure 9-2) and the Timer1 Block Diagram (Figure 6-1) for more information.

It is recommended to synchronize Comparator 2 with Timer1 by setting the C2SYNC bit when Comparator 2 is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if Comparator 2 changes during an increment.

9.3 Comparator Interrupts

The comparator interrupt flags are set whenever there is a change in the output value of its respective comparator. Software will need to maintain information about the status of the output bits, as read from CM2CON0<7:6>, to determine the actual change that has occurred. The CxIF bits, PIR1<4:3>, are the Comparator Interrupt Flags. Each comparator interrupt bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CxIE bits of the PIE1 Register and the PEIE bit of the INTCON Register must be set to enable the interrupts. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CxIF bits will still be set if an interrupt condition occurs.

The comparator interrupt of the PIC16F785/HV785 differs from previous designs in that the interrupt flag is set by the mismatch edge and not the mismatch level. This means that the interrupt flag can be reset without the additional step of reading or writing the CMxCON0 register to clear the mismatch registers. When the mismatch registers are not cleared, an interrupt will not occur when the comparator output returns to the previous state. When the mismatch registers are cleared, an interrupt will occur when the comparator returns to the previous state.

Note 1:	If a change in the CMxCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF of the PIR1 Reg- ister interrupt flag may not get set.
2:	When either comparator is first enabled, bias circuitry in the Comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1 μ s for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

9.4 Effects of Reset

A Reset forces all registers to their Reset state. This disables both comparators.

13.8 PWM Configuration

When configuring the Two-Phase PWM, care must be taken to avoid active output levels from the PH1 and PH2 pins before the PWM is fully configured. The following sequence is suggested before the TRISC register or any of the Two-Phase PWM control registers are first configured:

- Output inactive (OFF) levels to the PORTC RC1/ AN5/C12IN1-/PH1 and RC4/C2OUT/PH2 pins.
- Clear TRISC bits 1 and 4 to configure the PH1 and PH2 pins as outputs.
- Configure the PWMCLK, PWMPH1, PWMPH2, and PWMCON1 registers.
- Configure the PWMCON0 register.

EXAMPLE 13-1: PWM SETUP EXAMPLE

```
;Example to configure PH1 as a free running PWM output using the SYNC output as the duty cycle
itermination feedback.
;This requires an external connection between the SYNC output and the comparator input.
;SYNC out = RB7 on pin 10
;C1 inverting input = RC2/AN6 on pin 14
;Configure PH1, PH2 and SYNC pins as outputs
;First, ensure output latches are low
   BCF
          PORTC,1
                        ;PH1 low
   BCF
                         ;PH2 low
           PORTC,4
                        ;SYNC low
   BCF
         PORTB.7
;Configure the I/Os as outputs
   BANKSEL TRISB
   BCF TRISC,1
                       ;PH1 output
         TRISC,4
   BCF
                        ;PH2 output
   BCF
          TRISB,7
                         ;SYNC output
;PH1 shares its function with AN5
;Configure AN5 as digital I/O
  BCF
         ANSEL0,5 ;AN5 is digital, all others default as analog
;Configure the PWM but don't enable PH1 or PH2 yet
  BANKSEL PWMCLK
;PWM control setup
  MOVLW B'00001100' ; auto shutdown off, no blanking, SYNC on, PH1 and PH2 off
   MOVWF PWMCON0 ;see data sheet page 93
;PWM clock setup
   MOVLW B'00111101' ;pwm_clk = Fosc, 30 clocks in PWM period
                        ;see data sheet page 94
   MOVWF
           PWMCLK
;PH1 setup
  MOVLW B'00101111' ;non-inverted, terminate on C1, Start on clock 15
   MOVWF PWMPH1
                        ;see data sheet page 95
;PH2 setup
  MOVLW B'00110101' ;non-inverted, terminate on C1, Start on clock 21
   MOVWF PWMPH2
                        ;see data sheet page 96
;Configure Comparator 1
  MOVLW B'10011110' ;C1 on, internal, inverted, normal speed, +:C1VREF, -:AN6
   MOVWF
          CM1CON0
                         ;see data sheet page 68
;Configure comparator voltage reference
   BANKSEL VRCON
   MOVIW B'10101100'
                      ;C1VREN on, low range, CVREF= VDD/2
  MOVWF VRCON
                        ;see data sheet page 72
; Everything is setup at this point so now it is time to enable PH1
   BANKSEL PWMCON0
   BSF
          PWMCON0, PH1EN ; enable PH1
;Module is running autonomously at this point
```

TABLE 15-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	10x
MCLR Reset during normal operation	000h	000u uuuu	uuu
MCLR Reset during Sleep	000h	0001 Ouuu	uuu
WDT Reset	000h	0000 uuuu	uuu
WDT Wake-up	PC + 1	uuu0 Ouuu	uuu
Brown-out Reset	000h	0001 luuu	1u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

WAKE-UP FROM SLEEP THROUGH INTERRUPT⁽¹⁾ FIGURE 15-10:

	Q1 Q2 Q3 Q4 Q	Q1 Q2 Q3 Q4	Q1		Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1								
CLKOUT ⁽⁴⁾	۱ <u>ــــــــــــــــــــــــــــــــــــ</u>		· /	Tost(2)	/	/	\\́	
INT pin			1	· · ·	1		1 1	
INTF flag (INTCON<1>)			<u>`</u>		Interrupt Laten	_{CY} (3)		
GIE bit (INTCON<7>)			Processor in Sleep	· · · · · · · · · · · · · · · · · · ·				
	FLOW	D0 + 4	¦ \/		V _ DO + 0		V	
Instruction { Fetched	Inst(PC) = Sleep	PC + 1 Inst(PC + 1)	<u>x PC</u>	<u>+2 y</u> י י	Inst(PC + 2)	<u> PC+2</u>	<u>x 0004h x</u> Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC - 1)	Sleep	1 1 1	1 1 1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
Note 1:	XT HS or LP Oscillat	tor mode assum	ed					

TOST = 1024TOSC (drawing not to scale). This delay does not apply to EC, RC and INTOSC Oscillator modes or Two-Speed Start-up 2: (see Section 3.6 "Two-Speed Clock Start-up Mode").

GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. 3:

If GIE = 0, execution will continue in-line

CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference. 4:

15.7 **Code Protection**

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP[™] for verification purposes.

If the code protection is turned off, the				
entire data EEPROM and Flash program				
memory will be erased by performing a				
bulk erase command. See the				
"PIC16F785/HV785 Memory Program-				
<i>ming Specification</i> " (DS41237) for more information.				

15.8 **ID** Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.

15.9 In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F785/HV785 microcontrollers can be serially programmed while in the end application circuit. This is simply done with five lines:

- Clock
- Data
- Power
- Ground
- Programming voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The device is placed into a Program/Verify mode by holding the RA0 and RA1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the "PIC16F785/ HV785 Memory Programming Specification" (DS41237) for more information. RA0 becomes the programming data and RA1 becomes the programming clock. Both RA0 and RA1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the "PIC16F785/HV785 Memory Programming Specification" (DS41237).

A typical In-Circuit Serial Programming connection is shown in Figure 15-11.

17.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f				
Syntax:	[<i>label</i>] ANDWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(W) .AND. (f) \rightarrow (destination)				
Status Affected:	Z				
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'				

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f			
Syntax:	[<i>label</i>] BSF f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$			
Operation:	$1 \rightarrow (f < b >)$			
Status Affected:	None			
Description:	Bit 'b' in register 'f' is set.			

19.1 DC Characteristics: PIC16F785/HV785-I (Industrial), PIC16F785/HV785-E (Extended)

DC CHARACTERISTICS				lard Op ating te	peratin mperat	g Conc ure -4 -4	ditions (unless otherwise stated) $0^{\circ}C \le TA \le +85^{\circ}C$ for industrial $0^{\circ}C \le TA \le +125^{\circ}C$ for extended	
Param No.	Sym	Characteristic	Min	Min Typ† Max Units Conditions				
D001 D001A D001B D001C D001D	Vdd	Supply Voltage ⁽²⁾	2.0 2.2 2.5 3.0 4.5	 	5.5 5.5 5.5 5.5 5.5 5.5	V V V V V	Fosc \leq 4 MHz: PIC16F785 with A/D off PIC16F785 with A/D on, 0°C to +125°C PIC16F785 with A/D on, -40°C to +125°C 4 MHz \leq Fosc \leq 10 MHz 10 MHz \leq Fosc \leq 20 MHz	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	_	_	V	Device in Sleep mode	
D003	VPOR	VDD voltage above which the internal POR releases	—	1.8	—	V	See Section 15.2.1 "Power-On Reset" for details.	
D003A	VPARM	VDD voltage below which the internal POR rearms	_	1.0	_	V	See Section 15.2.1 "Power-On Reset" for details.	
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*		—	V/ms	See Section 15.2.1 "Power-On Reset" for details.	
D005	VBOR	Brown-out Reset	_	2.1		V		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: Maximum supply voltage is VSHUNT for PIC16HV785 device (see Table 19-14).

19.4 DC Characteristics: PIC16F785/HV785-I (Industrial), PIC16F785/HV785-E (Extended) (Continued)

DC CHARACTERISTICS			Standard Operating temperating temperating temperating temperature $-40^{\circ}C \le TA \le +12^{\circ}$	ating Co erature- 25°C for	onditions 40°C ≤ Ta ∙ extendec	(unles ≤ +85° I	ess otherwise stated) 5°C for industrial			
Param No.	Sym	Characteristic	Min Typ† Max Uni			Units	Conditions			
		Capacitive Loading Specs on	Output Pins							
D100	COSC2	OSC2 pin	_		15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101	Сю	All I/O pins	_	—	50*	pF				
		Data EEPROM Memory	1							
D120	ED	Byte Endurance	100K	1M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$			
D120A	ED	Byte Endurance	10K	100K	—	E/W	+85°C \leq TA \leq +125°C			
D121	Vdrw	VDD for Read/Write	Vmin	_	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage			
D122	TDEW	Erase/Write cycle time	—	5	6	ms				
D123	Tretd	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated			
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽⁴⁾	1M	10M	—	E/W	$-40^{\circ}C \leq TA \leq +85^{\circ}C$			
		Program Flash Memory								
D130	Eр	Cell Endurance	10K	100K	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$			
D130A	Eр	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$			
D131	Vpr	VDD for Read	VMIN	-	5.5	V	Vмın = Minimum operating voltage			
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V				
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms				
D134	Tretd	Characteristic Retention	40	-	—	Year	Provided no other specifications are violated			

These parameters are characterized but not tested.

t Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external Note 1: clock in RC mode.

2: Negative current is defined as current sourced by the pin.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent 3: normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 14.4.1 "Using the Data EEPROM" on page 105.

19.5 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

<u>=: :pp0</u>			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 19-2: LOAD CONDITIONS











PIC16F785/HV785





FIGURE 20-35: TYPICAL HFINTOSC FREQUENCY CHANGE OVER DEVICE VDD (85°C)



INDEX

Α
A/D
Acquisition Requirements86
Analog Port Pins80
Associated Registers
Block Diagram
Calculating Acquisition Time
Channel Selection 80
Configuration and Operation 80
Configuring
Configuring Interrupt85
Conversion Clock
Effects of Reset
Internal Sampling Switch (Rss) Impedance
Operation During Sleep88
Output Format81
Reference Voltage (VREF)80
Source Impedance86
Special Event Trigger 89
Specifications159, 160, 161
Starting a Conversion81
Using the ECCP Trigger 89
Absolute Maximum Ratings141
AC Characteristics
Load Conditions150
ADCON0 Register
ADCON1 Register
Analog-to-Digital Converter. See A/D
ANSEL Register
ANSEL0 Register 82
ANSEL1 Register
Assembler
MPASM Assembler138

В

Block Diagrams	
(CCP) Capture Mode Operation	58
A/D	79
Analog Input Model	
CCP PWM	60
Clock Source	23
Comparator 1	64
Comparator 2	
Compare	
CVref	71
Fail-Safe Clock Monitor (FSCM)	
In-Circuit Serial Programming Connections	125
Interrupt Logic	118
On-Chip Reset Circuit	109
OPA Module	75
PIC16F785/HV785	5
RA0 Pin	
RA1 Pin	
RA2 Pin	
RA3 Pin	
RA4 Pin	
RA5 Pin	
RB4 and RB5 Pins	
RB6 Pin	43
RB7 Pin	
RC0 and RC1 Pins	
RC0, RC6 and RC7 Pins	
RC1 Pin	

RC2 and RC3 Pins 47
RC4 Pin
RC5 Pin
Resonator Operation
Timer1 51
Timer2 56
TMR0/WDT Prescaler 49
Two Phase PWM
Complementary Output Mode 101
Simplified Diagram
Single Phase Example
VR Reference
Watchdog Timer (WDT) 121
Brown-out Reset (BOR) 110
Associated Registers 112
Calibration 111
Specifications154
Timing and Characteristics 154

С

C Compilers	
MPLAB C18	. 138
MPLAB C30	. 138
Capture Module. See Capture/Compare/PWM (CCP)	
Capture/Compare/PWM (CCP)	57
Associated Registers	62
Associated Registers w/ Capture/Compare/Timer1	59
Capture Mode	58
CCP1 Pin Configuration	58
Compare Mode	58
CCP1 Pin Configuration	59
Software Interrupt Mode	59
Special Event Trigger and A/D Conversions	59
Timer1 Mode Selection	59
Prescaler	58
PWM Mode	60
Duty Cycle	61
Effects of Reset	62
Example PWM Frequencies and Resolutions.	61
Operation in Power Managed Modes	62
Operation with Fail-Safe Clock Monitor	62
Setup for Operation	62
Setup for PWM Operation	62
Specifications	156
Timer Resources	57
CCP. See Capture/Compare/PWM (CCP)	
CCP1CON Register	57
CCPR1H Register	57
CCPR11 Register	57
Clock Sources	23
CM1CON0	65
CM2CON1	68
Code Examples	
Assigning Prescaler to Timer()	50
Assigning Prescaler to WDT	50
Changing Retween Capture Prescalers	58
Data FEPROM Read	105
Data EEPROM Write	105
EEPROM Write Verify	105
Indirect Addressing	22
Initializing A/D	22
Initializing PORTA	35
Initializing PORTB	42
Initializing PORTC	45