

Welcome to [E-XFL.COM](#)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

Product Status	Obsolete
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	93
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	132-VFBGA, CSPBGA
Supplier Device Package	132-CSBGA (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-lcb132c">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-lcb132c</a>

**Figure 20: Device Configuration Control Flow**



iCE65 checks that all required supply voltages are within acceptable range

Holding **CRESET\_B** Low delays the start of configuration

State of **SPI\_SS\_B** pin sampled

A device with an unprogrammed NVCM is not enabled for configuration.

After configuration ends, pulse the **CRESET\_B** pin Low for 250 ns or longer to restart configuration process or cycle the power

## Configuration Image Size

Table 23 shows the number of memory bits required to configure an iCE65 device. Two values are provided for each device. The “Logic Only” value indicates the minimum configuration size, the number of bits required to configure only the logic fabric, leaving the RAM4K blocks uninitialized. The “Logic + RAM4K” column indicates the maximum configuration size, the number of bits to configure the logic fabric and to pre-initialize all the RAM4K blocks.

**Table 21: iCE65 Configuration Image Size (Kbits)**

Device	MINIMUM Logic Only (RAM4K not initialized)	MAXIMUM Logic + RAM4K (RAM4K pre-initialized)
iCE65L01	181 Kbits	245 Kbits*
iCE65L04	453 Kbits	533 Kbits
iCE65L08	929 Kbits	1,057 Kbits

\* Note: only 14 of the 16 RAM4K Memory Blocks may be pre-initialized in the iCE65L01.

### Nonvolatile Configuration Memory (NVCM)

All standard iCE65 devices have an internal, nonvolatile configuration memory (NVCM). The NVCM is large enough to program a complete iCE65 device, including initializing all RAM4K block locations (MAXIMUM column in Table 23). The NVCM memory also has very high programming yield due to extensive error checking and correction (ECC) circuitry.

The NVCM is ideal for cost-sensitive, high-volume production applications, saving the cost and board space associated with an external configuration PROM. Furthermore, the NVCM provides exceptional design security, protecting critical intellectual property (IP). The NVCM contents are entirely contained within the iCE65 device and are not readable once protected by the one-time programmable Security bits. Furthermore, there is no observable difference between a programmed or un-programmed memory cell using optical or electron microscopy.

The NVCM memory has a programming interface similar to a 25-series SPI serial Flash PROM. Consequently, it can be programmed using standard device programmers before or after circuit board assembly or programmed in-system from a microprocessor or other intelligent controller. NVCM programming requires VCCIO\_1, Bank 1 voltage to be applied on power-up, at the same time as other voltage supplies.

### Configuration Control Signals

The iCE65 configuration process is self-timed and controlled by a few internal signals and device I/O pins, as described in [Table 22](#).

**Table 22: iCE65 Configuration Control Signals**

Signal Name	Direction	Description
POR	Internal control	Internal Power-On Reset (POR) circuit.
OSC	Internal control	Internal configuration oscillator.
CRESET_B	Input	Configuration Reset input. Active-Low. No internal pull-up resistor.
CDONE	Open-drain Output	Configuration Done output. Permanent, weak pull-up resistor to VCCIO_2.

The Power-On Reset circuit, [POR](#), automatically resets the iCE65 component to a known state during power-up (cold boot). The POR circuit monitors the relevant voltage supply inputs, as shown in [Figure 22](#). Once all supplies exceed their minimum thresholds, the configuration controller can start the configuration process.

The configuration controller begins configuring the iCE65 device, clocked by the [Internal Oscillator](#), OSC. The OSC oscillator continues controlling configuration unless the iCE65 device is configured using the [SPI Peripheral Configuration Interface](#).

**Figure 21: iCE65 Configuration Control Pins**




Figure 21 shows the two iCE65 configuration control pins, **CRESET\_B** and **CDONE**. Table 23 lists the ball/pin numbers for the configuration control pins by package. When driven Low for at least 200 ns, the dedicated Configuration Reset input, **CRESET\_B**, resets the iCE65 device. When **CRESET\_B** returns High, the iCE65 FPGA restarts the configuration process from its power-on conditions (**Cold Boot**). The **CRESET\_B** pin is a pure input with no internal pull-up resistor. If driven by open-drain driver or un-driven, then connect the **CRESET\_B** pin to a **10 kΩ** pull-up resistor connected to the **VCCIO\_2** supply.

**Table 23: Configuration Control Ball/Pin Numbers by Package**

Configuration Control Pins	CB81	QN84	VQ100	CB132	CB196	CB284
<b>CRESET_B</b>	J6	A21	44	L10	L10	R14
<b>CDONE</b>	H6	B16	43	M10	M10	T14

The iCE65 device signals the end of the configuration process by actively turning off the internal pull-down transistor on the Configuration Done output pin, **CDONE**. The pin has a permanent, weak internal pull-up resistor to the **VCCIO\_2** rail. If the iCE65 device drives other devices, then optionally connect the **CDONE** pin to a **10 kΩ** pull-up resistor connected to the **VCCIO\_2** supply.

The PIO pins activate according to their configured function after 49 configuration clock cycles. The internal oscillator is the **SPI Master Configuration Interface** and when configuring from

\* Note: only 14 of the 16 RAM4K Memory Blocks may be pre-initialized in the iCE65L01.

Nonvolatile Configuration Memory (NVCM). When using the **SPI Peripheral Configuration Interface**, the configuration clock source is the **SPI\_SCK** clock input pin.

## Internal Oscillator

During SPI Master or NVCM configuration mode, the controlling clock signal is generated from an internal oscillator. The oscillator starts operating at the **Default** frequency. During the configuration process, however, bit settings within the configuration bitstream can specify a higher-frequency mode in order to maximize SPI bandwidth and reduce overall configuration time. See [Table 57: Internal Oscillator Frequency](#) on page 105 for the specified oscillator frequency range.

Using the **SPI Master Configuration Interface**, internal oscillator controls all the interface timing and clocks the SPI serial Flash PROM via the **SPI\_SCK** clock output pin.

The oscillator output, which also supplies the SPI SCK clock output during the SPI Flash configuration process, has a 50% duty cycle.

## Internal Device Reset

Figure 22 presents the various signals that internally reset the iCE65 internal logic.

- Power-On Reset (POR)
- **CRESET\_B** Pin
- JTAG Interface

## CB81 Chip-Scale Ball-Grid Array

The CB81 package is a full ball grid array with 0.5 mm ball pitch. The iCE65L01 device is available in this package.

### Footprint Diagram


Figure 32 shows the iCE65 footprint diagram for the CB81 package.

Figure 31 shows the conventions used in the diagram.

Also see [Table 37](#) for a complete, detailed pinout for the 81-ball BGA package.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 32: iCE65L01 CB81 Chip-Scale BGA Footprint (Top View)**



### Pinout Table

Table 37 provides a detailed pinout table for the CB8I package. Pins are generally arranged by I/O bank, then by ball function.

**Table 37: iCE65 CB8I Chip-scale BGA Pinout Table**

Ball Function	Ball Number	Pin Type	Bank
<b>PIO0</b>	A2	PIO	0
<b>PIO0</b>	A3	PIO	0
<b>GBIN0/PIO0</b>	A4	GBIN	0
<b>PIO0</b>	A7	PIO	0
<b>PIO0</b>	A8	PIO	0
<b>PIO0</b>	B4	PIO	0
<b>PIO0</b>	B5	PIO	0
<b>PIO0</b>	B6	PIO	0
<b>PIO0</b>	B7	PIO	0
<b>PIO0</b>	B8	PIO	0
<b>PIO0</b>	C4	PIO	0
<b>PIO0</b>	C5	PIO	0
<b>PIO0</b>	C6	PIO	0
<b>PIO0</b>	D4	PIO	0
<b>PIO0</b>	D5	PIO	0
<b>GBIN1/PIO0</b>	D6	GBIN	0
<b>PIO0</b>	E6	PIO	0
<b>VCCIO_0</b>	A6	VCCIO	0
<b>PIO1</b>	C7	PIO	1
<b>PIO1</b>	C8	PIO	1
<b>PIO1</b>	C9	PIO	1
<b>PIO1</b>	D7	PIO	1
<b>PIO1</b>	D8	PIO	1
<b>PIO1</b>	E7	PIO	1
<b>PIO1</b>	E8	PIO	1
<b>PIO1</b>	E9	PIO	1
<b>PIO1</b>	F6	PIO	1
<b>GBIN2/PIO1</b>	F7	GBIN	1
<b>GBIN3/PIO1</b>	F8	GBIN	1
<b>PIO1</b>	F9	PIO	1
<b>PIO1</b>	G6	PIO	1
<b>PIO1</b>	G7	PIO	1
<b>PIO1</b>	G8	PIO	1
<b>PIO1</b>	G9	PIO	1
<b>VCCIO_1</b>	D9	VCCIO	1
<b>CDONE</b>	H6	CONFIG	2
<b>CRESET_B</b>	J6	CONFIG	2
<b>PIO2</b>	G3	PIO	2
<b>PIO2</b>	G4	PIO	2
<b>PIO2/CBSEL0</b>	G5	PIO	2
<b>PIO2</b>	H3	PIO	2
<b>GBIN5/PIO2</b>	H4	PIO	2
<b>PIO2/CBSEL1</b>	H5	PIO	2
<b>PIO2</b>	J2	PIO	2
<b>GBIN4/PIO2</b>	J3	PIO	2
<b>VCCIO_2</b>	J4	PIO	2


# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
GND	K2	GND	GND
GND	K10	GND	GND
VCC	B6	VCC	VCC
VCC	F1	VCC	VCC
VCC	F11	VCC	VCC
VCC	K6	VCC	VCC
VPP_2V5	C10	VPP	VPP
VPP_FAST	A9	VPP	VPP

## Package Mechanical Drawing

Figure 44: CB132 Package Mechanical Drawing

**CB132:** 8 x 8 mm, 132-ball, 0.5 mm ball-pitch, chip-scale ball grid array



Description	Symbol	Min.	Nominal	Max.	Units
Number of Ball Columns	X		14		Columns
Number of Ball Rows	Y		14		Rows
Number of Signal Balls	n		132		Balls
Body Size	X	7.90	8.00	8.10	mm
	Y	7.90	8.00	8.10	
Ball Pitch	e	—	0.50	—	
Ball Diameter	b	0.27	—	0.37	
Edge Ball Center to Center	X	—	6.50	—	
	Y	—	6.50	—	
Package Height	A	—	—	1.00	
Stand Off	A1	0.16	—	0.26	

### Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65L04F	Part number
	-T	Power/Speed
3	CB132C	Package type
	ENG	Engineering
4	NXXXXXX	Lot Number
5	YYWW	Date Code
6	© CCCCCC	Country

### Thermal Resistance

Junction-to-Ambient $\theta_{JA}$ (°C/W)	
0 LFM	200 LFM
42	34

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO1</b>	F14	PIO	1
<b>PIO1</b>	G10	PIO	1
<b>PIO1</b>	G11	PIO	1
<b>PIO1</b>	G13	PIO	1
<b>PIO1</b>	G14	PIO	1
<b>PIO1</b>	H10	PIO	1
<b>PIO1</b>	H11	PIO	1
<b>PIO1</b>	H12	PIO	1
<b>PIO1</b>	H13	PIO	1
<b>PIO1</b>	J10	PIO	1
<b>PIO1</b>	J11	PIO	1
<b>PIO1</b>	J12	PIO	1
<b>PIO1</b>	J13	PIO	1
<b>PIO1</b>	K11	PIO	1
<b>PIO1</b>	K12	PIO	1
<b>PIO1</b>	K14	PIO	1
<b>PIO1</b>	L13	PIO	1
<b>PIO1</b>	L14	PIO	1
<b>PIO1</b>	M13	PIO	1
<b>TCK</b>	L12	JTAG	1
<b>TDI</b>	M12	JTAG	1
<b>TDO</b>	N14	JTAG	1
<b>TMS</b>	P14	JTAG	1
<b>TRST_B</b>	M14	JTAG	1
<b>VCCIO_1</b>	F9	VCCIO	1
<b>VCCIO_1</b>	H14	VCCIO	1
<b>CDONE</b>	M10	CONFIG	2
<b>CRESET_B</b>	L10	CONFIG	2
<b>GBIN4/PIO2 (◆)</b>	<i>iCE65L04:</i> L7 <i>iCE65L08:</i> N8	GBIN	2
<b>GBIN5/PIO2 (◆)</b>	<i>iCE65L04:</i> P5 <i>iCE65L08:</i> M7	GBIN	2
<b>PIO2</b>	K5	PIO	2
<b>PIO2</b>	K6	PIO	2
<b>PIO2</b>	K7	PIO	2
<b>PIO2</b>	K8	PIO	2
<b>PIO2</b>	K9	PIO	2
<b>PIO2</b>	L4	PIO	2
<b>PIO2</b>	L5	PIO	2
<b>PIO2</b>	L6	PIO	2
<b>PIO2</b>	L8	PIO	2
<b>PIO2</b>	M3	PIO	2
<b>PIO2</b>	M4	PIO	2
<b>PIO2</b>	M6	PIO	2
<b>PIO2 (◆)</b>	<i>iCE65L04:</i> M7 <i>iCE65L08:</i> P5	PIO	2
<b>PIO2</b>	M8	PIO	2
<b>PIO2</b>	M9	PIO	2
<b>PIO2</b>	N3	PIO	2
<b>PIO2</b>	N4	PIO	2
<b>PIO2</b>	N5	PIO	2
<b>PIO2</b>	N6	PIO	2

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04 iCE65L08	iCE65L04	iCE65L08		
<b>PIO0</b>	E15	PIO	PIO	0	A11
<b>PIO0</b>	E16	PIO	PIO	0	A12
<b>PIO0</b>	G8	PIO	PIO	0	C4
<b>PIO0</b>	G9	PIO	PIO	0	C5
<b>PIO0</b>	G10	PIO	PIO	0	C6
<b>PIO0</b>	G11	PIO	PIO	0	C7
<b>PIO0</b>	G12	PIO	PIO	0	C8
<b>PIO0</b>	G13	PIO	PIO	0	C9
<b>PIO0</b>	G14	PIO	PIO	0	C10
<b>PIO0</b>	G15	PIO	PIO	0	C11
<b>PIO0</b>	G16	PIO	PIO	0	C12
<b>PIO0</b>	H9	PIO	PIO	0	D5
<b>PIO0</b>	H10	PIO	PIO	0	D6
<b>PIO0</b>	H11	PIO	PIO	0	D7
<b>PIO0</b>	H12	PIO	PIO	0	D8
<b>PIO0</b>	H13	PIO	PIO	0	D9
<b>PIO0</b>	H14	PIO	PIO	0	D10
<b>PIO0</b>	H15	PIO	PIO	0	D11
<b>VCCIO_0</b>	A8	VCCIO	VCCIO	0	—
<b>VCCIO_0</b>	A21	VCCIO	VCCIO	0	—
<b>VCCIO_0</b>	E12	VCCIO	VCCIO	0	A8
<b>VCCIO_0</b>	K10	VCCIO	VCCIO	0	F6
<b>GBIN2/PIO1</b>	L18	GBIN	GBIN	1	G14
<b>GBIN3/PIO1</b>	K18	GBIN	GBIN	1	F14
<b>PIO1 (●)</b>	A22	N.C.	PIO	1	—
<b>PIO1 (●)</b>	AA22	N.C.	PIO	1	—
<b>PIO1 (●)</b>	B22	N.C.	PIO	1	—
<b>PIO1</b>	C20	PIO	PIO	1	—
<b>PIO1 (●)</b>	C22	N.C.	PIO	1	—
<b>PIO1</b>	D20	PIO	PIO	1	—
<b>PIO1 (●)</b>	D22	N.C.	PIO	1	—
<b>PIO1</b>	E20	PIO	PIO	1	—
<b>PIO1 (●)</b>	E22	N.C.	PIO	1	—
<b>PIO1</b>	F18	PIO	PIO	1	B14
<b>PIO1</b>	F20	PIO	PIO	1	—
<b>PIO1 (●)</b>	F22	N.C.	PIO	1	—
<b>PIO1</b>	G18	PIO	PIO	1	C14
<b>PIO1</b>	G20	PIO	PIO	1	—
<b>PIO1</b>	G22	PIO	PIO	1	—
<b>PIO1</b>	H16	PIO	PIO	1	D12
<b>PIO1</b>	H18	PIO	PIO	1	D14
<b>PIO1</b>	H20	PIO	PIO	1	—
<b>PIO1</b>	J15	PIO	PIO	1	E11
<b>PIO1</b>	J16	PIO	PIO	1	E12
<b>PIO1</b>	J18	PIO	PIO	1	E14
<b>PIO1 (●)</b>	J22	N.C.	PIO	1	—
<b>PIO1</b>	K15	PIO	PIO	1	F11
<b>PIO1</b>	K16	PIO	PIO	1	F12
<b>PIO1</b>	K20	PIO	PIO	1	—
<b>PIO1 (●)</b>	K22	N.C.	PIO	1	—

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04 iCE65L08	iCE65L04	iCE65L08		
<b>PIO2</b>	T13	PIO	PIO	2	M9
<b>PIO2</b>	V6	PIO	PIO	2	P2
<b>PIO2</b>	V7	PIO	PIO	2	P3
<b>PIO2</b>	V8	PIO	PIO	2	P4
<b>PIO2</b>	V9	PIO	PIO	2	P5
<b>PIO2</b>	V13	PIO	PIO	2	P9
<b>PIO2</b>	Y4	PIO	PIO	2	—
<b>PIO2</b>	Y5	PIO	PIO	2	—
<b>PIO2</b>	Y6	PIO	PIO	2	—
<b>PIO2</b>	Y7	PIO	PIO	2	—
<b>PIO2</b>	Y9	PIO	PIO	2	—
<b>PIO2</b>	Y10	PIO	PIO	2	—
<b>PIO2</b>	Y13	PIO	PIO	2	—
<b>PIO2</b>	Y14	PIO	PIO	2	—
<b>PIO2</b>	Y15	PIO	PIO	2	—
<b>PIO2</b>	Y17	PIO	PIO	2	—
<b>PIO2</b>	Y18	PIO	PIO	2	—
<b>PIO2</b>	Y19	PIO	PIO	2	—
<b>PIO2</b>	Y20	PIO	PIO	2	—
<b>PIO2</b>	AB2	PIO	PIO	2	—
<b>PIO2 (●)</b>	AB3	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB4	N.C.	PIO	2	—
<b>PIO2</b>	AB6	PIO	PIO	2	—
<b>PIO2</b>	AB7	PIO	PIO	2	—
<b>PIO2</b>	AB8	PIO	PIO	2	—
<b>PIO2</b>	AB9	PIO	PIO	2	—
<b>PIO2</b>	AB10	PIO	PIO	2	—
<b>PIO2</b>	AB11	PIO	PIO	2	—
<b>PIO2</b>	AB12	PIO	PIO	2	—
<b>PIO2</b>	AB13	PIO	PIO	2	—
<b>PIO2</b>	AB14	PIO	PIO	2	—
<b>PIO2</b>	AB15	PIO	PIO	2	—
<b>PIO2 (●)</b>	AB16	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB17	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB18	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB19	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB20	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB21	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB22	N.C.	PIO	2	—
<b>PIO2/CBSEL0</b>	R13	PIO	PIO	2	L9
<b>PIO2/CBSEL1</b>	V14	PIO	PIO	2	P10
<b>VCCIO_2</b>	N13	VCCIO	VCCIO	2	J9
<b>VCCIO_2</b>	T9	VCCIO	VCCIO	2	M5
<b>VCCIO_2</b>	Y11	VCCIO	VCCIO	2	—
<b>PIO3/DP00A</b>	F5	DPIO	DPIO	3	B1
<b>PIO3/DP00B</b>	G5	DPIO	DPIO	3	C1
<b>PIO3/DP01A</b>	G7	DPIO	DPIO	3	C3
<b>PIO3/DP01B</b>	H7	DPIO	DPIO	3	D3
<b>PIO3/DP02A</b>	H8	DPIO	DPIO	3	D4
<b>PIO3/DP02B</b>	J8	DPIO	DPIO	3	E4

**Die Cross Reference**

The tables in this section list all the pads on a specific die type and provide a cross reference on how a specific pad connects to a ball or pin in each of the available package offerings. Similarly, the tables provide the pad coordinates for the die-based version of the product (DiePlus). These tables also provide a way to prototype with one package option and then later move to a different package or die.

As described in “[Input and Output Register Control per PIO Pair](#)” on page 16, PIO pairs share register control inputs. Similarly, as described in “[Differential Inputs and Outputs](#)” on page 12, a PIO pair can form a differential input or output. PIO pairs in I/O Bank 3 are optionally differential inputs or differential outputs. PIO pairs in all other I/O Banks are optionally differential outputs. In the tables, differential pairs are surrounded by a heavy blue box.

**iCE65L04**

[Table 45](#) lists all the pads on the iCE65L04 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65L04 DiePlus product, please refer to the following data sheet.

DiePlus Advantage FPGA Known Good Die

**Table 45: iCE65L04 Die Cross Reference**

iCE65L04 Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO3_00/DP00A</b>	1	B1	C1	F5	1	129.40	2,687.75
<b>PIO3_01/DP00B</b>	2	C1	B1	G5	2	231.40	2,642.74
<b>PIO3_02/DP01A</b>	3	C3	D3	G7	3	129.40	2,597.75
<b>PIO3_03/DP01B</b>	4	D3	C3	H7	4	231.40	2,552.74
<b>GND</b>	5	F1	F1	K5	5	129.40	2,507.75
<b>GND</b>	—	—	—	—	6	231.40	2,462.74
<b>VCCIO_3</b>	6	E3	E3	J7	7	129.40	2,417.75
<b>VCCIO_3</b>	—	—	—	—	8	231.40	2,372.74
<b>PIO3_04/DP02A</b>	7	D4	D1	H8	9	129.40	2,327.75
<b>PIO3_05/DP02B</b>	8	E4	D2	J8	10	231.40	2,292.74
<b>PIO3_06/DP03A</b>	—	D1	E1	H5	11	129.40	2,257.75
<b>PIO3_07/DP03B</b>	—	E1	E2	J5	12	231.40	2,222.74
<b>VCC</b>	—	—	H9	D3	13	129.40	2,187.75
<b>PIO3_08/DP04A</b>	9	F4	D4	K8	14	231.40	2,152.74
<b>PIO3_09/DP04B</b>	10	F3	E4	K7	15	129.40	2,117.75
<b>PIO3_10/DP05A</b>	—	—	F3	E3	16	231.40	2,082.74
<b>PIO3_11/DP05B</b>	—	—	F4	F3	17	129.40	2,047.75
<b>GND</b>	—	H6	A9	M10	18	231.40	2,012.74
<b>PIO3_12/DP06A</b>	—	—	F5	G3	19	129.40	1,977.75
<b>PIO3_13/DP06B</b>	—	—	E5	H3	20	231.40	1,942.74
<b>GND</b>	—	—	A9	J3	21	129.40	1,907.75
<b>GND</b>	—	—	—	—	22	231.40	1,872.74
<b>PIO3_14/DP07A</b>	—	—	—	H1	23	129.40	1,837.75
<b>PIO3_15/DP07B</b>	—	—	—	J1	24	231.40	1,802.74
<b>VCCIO_3</b>	—	—	K1	K3	25	129.40	1,767.75
<b>VCC</b>	11	G6	G6	L10	26	231.40	1,732.74
<b>PIO3_16/DP08A</b>	—	—	—	K1	27	129.40	1,697.75
<b>PIO3_17/DP08B</b>	—	—	—	L1	28	231.40	1,662.74

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO3_18/DP09A</b>	12	—	G2	L3	29	129.40	1,627.75
<b>GBIN7/PIO3_19/DP09B</b>	13	G1	G1	L5	30	231.40	1,592.74
<b>VCCIO_3</b>	14	J6	J6	N10	31	129.40	1,557.75
<b>VREF</b>	N/A	N/A	N/A	M1	32	231.40	1,522.74
<b>GND</b>	—	—	A9	N1	33	129.40	1,487.75
<b>GBIN6/PIO3_20/DP10A</b>	15	H1	H1	M5	34	231.40	1,452.74
<b>PIO3_21/DP10B</b>	16	—	H2	M3	35	129.40	1,417.75
<b>GND</b>	17	H7	A9	M11	36	231.40	1,382.74
<b>PIO3_22/DP11A</b>	—	—	G3	N3	37	129.40	1,347.75
<b>PIO3_23/DP11B</b>	—	—	G4	P3	38	231.40	1,312.74
<b>VCCIO_3</b>	—	—	K1	R3	39	129.40	1,277.75
<b>VCCIO_3</b>	—	—	—	—	40	231.40	1,242.74
<b>GND</b>	—	—	A9	T3	41	129.40	1,207.75
<b>GND</b>	—	—	—	—	42	231.40	1,172.74
<b>PIO3_24/DP12A</b>	—	—	J1	U3	43	129.40	1,137.75
<b>PIO3_25/DP12B</b>	—	—	J2	V3	44	231.40	1,102.74
<b>GND</b>	—	—	A9	V1	45	129.40	1,067.75
<b>PIO3_26/DP13A</b>	—	—	H4	W3	46	231.40	1,032.74
<b>PIO3_27/DP13B</b>	—	—	H3	Y3	47	129.40	997.75
<b>PIO3_28/DP14A</b>	18	G3	K2	L7	48	231.40	962.74
<b>PIO3_29/DP14B</b>	19	G4	J3	L8	49	129.40	927.75
<b>PIO3_30/DP15A</b>	—	H3	H5	M7	50	231.40	892.74
<b>PIO3_31/DP15B</b>	—	H4	G5	M8	51	129.40	857.75
<b>VCC</b>	—	J4	F2	N8	52	231.40	822.74
<b>PIO3_32/DP16A</b>	20	J3	L1	N7	53	129.40	787.75
<b>PIO3_33/DP16B</b>	21	J1	L2	N5	54	231.40	752.74
<b>VCCIO_3</b>	22	K1	K1	P5	55	129.40	717.75
<b>VCCIO_3</b>	—	—	—	—	56	231.40	682.74
<b>GND</b>	23	L3	L3	R7	57	129.40	637.75
<b>GND</b>	—	—	—	—	58	231.40	592.74
<b>PIO3_34/DP17A</b>	—	K3	M1	P7	59	129.40	547.75
<b>PIO3_35/DP17B</b>	—	K4	M2	P8	60	231.40	502.74
<b>PIO3_36/DP18A</b>	24	L1	K3	R5	61	129.40	457.75
<b>PIO3_37/DP18B</b>	25	M1	K4	T5	62	231.40	412.74
<b>PIO3_38/DP19A</b>	—	N1	N1	U5	63	129.40	367.75
<b>PIO3_39/DP19B</b>	—	P1	N2	V5	64	231.40	322.74
<b>PIO2_00</b>	—	—	—	AB2	65	545.00	139.20
<b>PIO2_01</b>	—	P2	L4	V6	66	595.00	37.20
<b>PIO2_02</b>	—	M3	M3	T7	67	645.00	139.20
<b>GND</b>	—	—	C2	AB5	68	695.00	37.20
<b>PIO2_03</b>	26	L4	P1	R8	69	745.00	139.20
<b>PIO2_04</b>	27	P3	N3	V7	70	795.00	37.20
<b>PIO2_05</b>	28	M4	P2	T8	71	845.00	139.20
<b>PIO2_06</b>	29	L5	L5	R9	72	895.00	37.20
<b>PIO2_07</b>	30	P4	M4	V8	73	930.00	139.20

# iCE65 Ultra Low-Power mobileFPGA™ Family

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO2_08</b>	—	L6	P3	R10	74	965.00	37.20
<b>VCCIO_2</b>	31	M5	M5	T9	75	1,000.00	139.20
<b>PIO2_09</b>	—	P5	K5	V9	76	1,035.00	37.20
<b>PIO2_10</b>	—	M6	N4	T10	77	1,070.00	139.20
<b>GND</b>	32	P6	H7	V10	78	1,105.00	37.20
<b>PIO2_11</b>	—	—	P4	Y4	79	1,140.00	139.20
<b>PIO2_12</b>	—	—	L6	Y5	80	1,175.00	37.20
<b>PIO2_13</b>	—	—	—	AB6	81	1,210.00	139.20
<b>PIO2_14</b>	—	—	—	AB7	82	1,245.00	37.20
<b>PIO2_15</b>	—	—	—	AB8	83	1,280.00	139.20
<b>PIO2_16</b>	—	—	—	AB9	84	1,315.00	37.20
<b>PIO2_17</b>	—	—	—	AB10	85	1,350.00	139.20
<b>PIO2_18</b>	—	—	—	AB11	86	1,385.00	37.20
<b>GND</b>	—	J8	H8	N12	87	1,420.00	139.20
<b>PIO2_19</b>	—	—	K6	Y6	88	1,455.00	37.20
<b>PIO2_20</b>	—	—	N5	Y7	89	1,490.00	139.20
<b>VCC</b>	—	—	J4	Y8	90	1,525.00	37.20
<b>PIO2_21</b>	—	—	M6	Y9	91	1,560.00	139.20
<b>PIO2_22</b>	—	—	N6	Y10	92	1,595.00	37.20
<b>GBIN5/PIO2_23</b>	33	P7	P5	V11	93	1,630.00	139.20
<b>GBIN4/PIO2_24</b>	34	P8	L7	V12	94	1,665.00	37.20
<b>PIO2_25</b>	—	—	—	AB12	95	1,700.00	139.20
<b>VCCIO_2</b>	—	—	J9	Y11	96	1,735.00	37.20
<b>PIO2_26</b>	—	—	—	AB13	97	1,770.00	139.20
<b>PIO2_27</b>	—	—	K7	AB14	98	1,805.00	37.20
<b>GND</b>	—	—	J5	Y12	99	1,840.00	139.20
<b>PIO2_28</b>	—	—	K9	AB15	100	1,875.00	37.20
<b>PIO2_29</b>	—	—	M7	Y13	101	1,910.00	139.20
<b>PIO2_30</b>	—	—	K8	Y14	102	1,945.00	37.20
<b>PIO2_31</b>	—	—	P7	Y15	103	1,980.00	139.20
<b>PIO2_32</b>	—	—	L8	Y17	104	2,015.00	37.20
<b>PIO2_33</b>	—	—	P8	Y18	105	2,050.00	139.20
<b>PIO2_34</b>	—	—	N8	Y19	106	2,085.00	37.20
<b>PIO2_35</b>	—	—	M8	Y20	107	2,120.00	139.20
<b>VCC</b>	35	J7	J7	N11	108	2,155.00	37.20
<b>VCC</b>	—	—	—	—	109	2,190.00	139.20
<b>PIO2_36</b>	36	P9	P9	V13	110	2,225.00	37.20
<b>PIO2_37</b>	37	M7	N9	T11	111	2,260.00	139.20
<b>VCCIO_2</b>	38	J9	N10	N13	112	2,295.00	37.20
<b>PIO2_38</b>	—	L7	M9	R11	113	2,330.00	139.20
<b>GND</b>	39	H8	J8	M12	114	2,365.00	37.20
<b>PIO2_39</b>	—	M8	N12	T12	115	2,400.00	139.20
<b>PIO2_40</b>	—	L8	N11	R12	116	2,435.00	37.20
<b>PIO2_41</b>	40	M9	N13	T13	117	2,470.00	139.20
<b>PIO2_42/CBSEL0</b>	41	L9	L9	R13	118	2,505.00	37.20
<b>PIO2_43/CBSEL1</b>	42	P10	P10	V14	119	2,540.00	139.20
<b>CDONE</b>	43	M10	M10	T14	120	2,575.00	37.20

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>CRESET_B</b>	44	L10	L10	R14	121	2,625.00	139.20
<b>PIOS_00/SPI_SO</b>	45	M11	M11	T15	122	2,690.00	37.20
<b>PIOS_01/SPI_SI</b>	46	P11	P11	V15	123	2,740.00	139.20
<b>GND</b>	47	—	P6	Y16	124	2,790.00	37.20
<b>PIOS_02/SPI_SCK</b>	48	P12	P12	V16	125	2,840.00	139.20
<b>PIOS_03/SPI_SS_B</b>	49	P13	P13	V17	126	2,890.00	37.20
<b>SPI_VCC</b>	50	L11	L11	R15	127	2,990.00	37.20
<b>TDI</b>	N/A	M12	M12	T16	128	3,610.80	342.00
<b>TMS</b>	N/A	P14	P14	V18	129	3,712.80	392.00
<b>TCK</b>	N/A	L12	L12	R16	130	3,610.80	442.00
<b>TDO</b>	N/A	N14	N14	U18	131	3,712.80	492.00
<b>TRST_B</b>	N/A	M14	M14	T18	132	3,610.80	542.00
<b>PIO1_00</b>	51	L14	K11	R18	133	3,712.80	592.00
<b>PIO1_01</b>	52	K12	L13	P16	134	3,610.80	642.00
<b>PIO1_02</b>	53	K11	K12	P15	135	3,712.80	692.00
<b>PIO1_03</b>	54	K14	M13	P18	136	3,610.80	727.00
<b>GND</b>	55	J14	J14	N18	137	3,712.80	762.00
<b>GND</b>	55	J14	J14	N18	138	3,610.80	797.00
<b>PIO1_04</b>	56	J12	J10	N16	139	3,712.80	832.00
<b>PIO1_05</b>	57	J11	L14	N15	140	3,610.80	867.00
<b>VCCIO_1</b>	58	H14	H14	M18	141	3,712.80	902.00
<b>VCCIO_1</b>	—	—	—	—	142	3,610.80	937.00
<b>PIO1_06</b>	59	H12	J11	M16	143	3,712.80	972.00
<b>PIO1_07</b>	60	H11	K14	M15	144	3,610.80	1,007.00
<b>PIO1_08</b>	—	—	H10	W20	145	3,712.80	1,042.00
<b>PIO1_09</b>	—	—	J13	V20	146	3,610.80	1,077.00
<b>PIO1_10</b>	—	—	J12	U20	147	3,712.80	1,112.00
<b>VCC</b>	61	H9	N7	M13	148	3,610.80	1,147.00
<b>VCC</b>	—	—	—	—	149	3,712.80	1,182.00
<b>PIO1_11</b>	—	—	H13	T22	150	3,610.80	1,217.00
<b>PIO1_12</b>	—	—	H12	R22	151	3,712.80	1,252.00
<b>PIO1_13</b>	—	—	—	P22	152	3,610.80	1,287.00
<b>PIO1_14</b>	—	—	—	N22	153	3,712.80	1,322.00
<b>PIO1_15</b>	—	—	G13	T20	154	3,610.80	1,357.00
<b>PIO1_16</b>	—	—	H11	R20	155	3,712.80	1,392.00
<b>PIO1_17</b>	—	—	G14	P20	156	3,610.80	1,427.00
<b>GND</b>	—	—	K10	N20	157	3,712.80	1,462.00
<b>GND</b>	—	—	—	—	158	3,610.80	1,497.00
<b>PIO1_18</b>	—	—	G10	M20	159	3,712.80	1,532.00
<b>GBIN3/PIO1_19</b>	62	F14	G12	K18	160	3,610.80	1,567.00
<b>GBIN2/PIO1_20</b>	63	G14	F10	L18	161	3,712.80	1,602.00
<b>PIO1_21</b>	—	—	F14	K20	162	3,610.80	1,637.00
<b>VCCIO_1</b>	—	—	H14	J20	163	3,712.80	1,672.00
<b>VCCIO_1</b>	—	—	—	—	164	3,610.80	1,707.00
<b>PIO1_22</b>	—	—	F13	H20	165	3,712.80	1,742.00
<b>PIO1_23</b>	—	—	D13	G20	166	3,610.80	1,777.00

## iCE65L08

Table 46 lists all the pads on the iCE65L08 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65L08 DiePlus product, please refer to the following data sheet.

### ■ DiePlusAdvantage FPGA Known Good Die


**Table 46: iCE65L08 Die Cross Reference**

iCE65L08 Pad Name	Available Packages		Pad	DiePlus	
	CB196	CB284		X (µm)	Y (µm)
<b>PIO3_00/DP00A</b>	—	B1	1	129.735	3,882.665
<b>PIO3_01/DP00B</b>	—	C1	2	231.735	3,837.665
<b>PIO3_02/DP01A</b>	C1	F5	3	129.735	3,792.665
<b>PIO3_03/DP01B</b>	B1	G5	4	231.735	3,747.665
<b>GND</b>	C2	K5	5	129.735	3,702.665
<b>GND</b>	—	—	6	231.735	3,657.665
<b>VCCIO_3</b>	E3	J7	7	129.735	3,612.665
<b>VCCIO_3</b>	—	—	8	231.735	3,567.665
<b>PIO3_04/DP02A</b>	D3	E3	9	129.735	3,512.665
<b>PIO3_05/DP02B</b>	C3	F3	10	231.735	3,477.665
<b>PIO3_06/DP03A</b>	D1	G3	11	129.735	3,442.665
<b>PIO3_07/DP03B</b>	D2	H3	12	231.735	3,407.665
<b>VCC</b>	F2	D3	13	129.735	3,372.665
<b>VCC</b>	—	—	14	231.735	3,337.665
<b>PIO3_08/DP04A</b>	D4	D1	15	129.735	3,302.665
<b>PIO3_09/DP04B</b>	E4	E1	16	231.735	3,267.665
<b>PIO3_10/DP05A</b>	—	H1	17	129.735	3,232.665
<b>PIO3_11/DP05B</b>	—	J1	18	231.735	3,197.665
<b>GND</b>	F1	M10	19	129.735	3,162.665
<b>GND</b>	—	—	20	231.735	3,127.665
<b>PIO3_12/DP06A</b>	E2	H5	21	129.735	3,092.665
<b>PIO3_13/DP06B</b>	E1	J5	22	231.735	3,057.665
<b>GND</b>	L3	J3	23	129.735	3,022.665
<b>GND</b>	—	—	24	231.735	2,987.665
<b>PIO3_14/DP07A</b>	F5	K1	25	129.735	2,952.665
<b>PIO3_15/DP07B</b>	E5	L1	26	231.735	2,917.665
<b>VCCIO_3</b>	E3	K3	27	129.735	2,882.665
<b>VCCIO_3</b>	—	—	28	231.735	2,847.665
<b>VCC</b>	G6	L10	29	129.735	2,812.665
<b>VCC</b>	—	—	30	231.735	2,777.665
<b>PIO3_16/DP08A</b>	F4	G7	31	129.735	2,742.665
<b>PIO3_17/DP08B</b>	F3	H7	32	231.735	2,707.665
<b>VCCIO_3</b>	K1	F1	33	129.735	2,672.665
<b>VCCIO_3</b>	—	—	34	231.735	2,637.665
<b>GND</b>	—	G1	35	129.735	2,602.665
<b>GND</b>	—	—	36	231.735	2,567.665
<b>PIO3_18/DP09A</b>	G3	K8	37	129.735	2,532.665
<b>PIO3_19/DP09B</b>	G4	K7	38	231.735	2,497.665

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO0_42</b>	C5	A5	316	1,559.48	4,054.5
<b>PIO0_43</b>	B5	G9	317	1,524.48	4,156.5
<b>PIO0_44</b>	A4	A3	318	1,489.48	4,054.5
<b>PIO0_45</b>	—	A4	319	1,454.48	4,156.5
<b>PIO0_46</b>	—	A2	320	1,419.48	4,054.5
<b>PIO0_47</b>	—	C7	321	1,384.48	4,156.5
<b>PIO0_48</b>	—	C6	322	1,331.98	4,054.5
<b>VCCIO_0</b>	A8	K10	323	1,281.98	4,156.5
<b>VCCIO_0</b>	—	—	324	1,231.98	4,054.5
<b>PIO0_49</b>	—	E8	325	1,181.98	4,156.5
<b>PIO0_50</b>	B4	A1	326	1,131.98	4,054.5
<b>PIO0_51</b>	C4	E7	327	1,081.98	4,156.5
<b>PIO0_52</b>	A3	C5	328	1,031.98	4,054.5
<b>PIO0_53</b>	B3	E6	329	981.98	4,156.5
<b>PIO0_54</b>	D5	C3	330	931.98	4,054.5
<b>GND</b>	A9	L11	331	881.98	4,156.5
<b>GND</b>	—	—	332	831.98	4,054.5
<b>PIO0_55</b>	B2	G8	333	781.98	4,156.5
<b>PIO0_56</b>	A2	C4	334	731.98	4,054.5
<b>PIO0_57</b>	A1	H10	335	681.98	4,156.5
<b>PIO0_58</b>	—	E5	336	631.98	4,054.5
<b>PIO0_59</b>	—	H9	337	581.98	4,156.5

## Differential Inputs

**Figure 50: Differential Input Specifications**




**Table 52: Recommended Operating Conditions for Differential Inputs**

I/O Standard	VCCIO_3 (V)			V <sub>ID</sub> (mV)			V <sub>ICM</sub> (V)		
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max
<b>LVDS</b>	2.38	2.50	2.63	250	350	450	$\frac{VCCIO_3}{2} - 0.30$	$\frac{VCCIO_3}{2}$	$\frac{VCCIO_3}{2} + 0.30$
<b>SubLVDS</b>	1.71	1.80	1.89	100	150	200	$\frac{VCCIO_3}{2} - 0.25$	$\frac{VCCIO_3}{2}$	$\frac{VCCIO_3}{2} + 0.25$

## Differential Outputs

**Figure 51: Differential Output Specifications**




**Table 53: Recommended Operating Conditions for Differential Outputs**

I/O Standard	VCCIO_x (V)			$\Omega$		V <sub>OD</sub> (mV)			V <sub>OCM</sub> (V)		
	Min	Nom	Max	R <sub>s</sub>	R <sub>p</sub>	Min	Nom	Max	Min	Nom	Max
<b>LVDS</b>	2.38	2.50	2.63	150	140	300	350	400	$\frac{VCCIO}{2} - 0.15$	$\frac{VCCIO}{2}$	$\frac{VCCIO}{2} + 0.15$
<b>SubLVDS</b>	1.71	1.80	1.89	270	120	100	150	200	$\frac{VCCIO}{2} - 0.10$	$\frac{VCCIO}{2}$	$\frac{VCCIO}{2} + 0.10$


## Programmable Input/Output (PIO) Block

Table 55 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 57 and Figure 58. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

**Figure 57: Programmable I/O (PIO) Pad-to-Pad Timing Circuit**



**Figure 58: Programmable I/O (PIO) Sequential Timing Circuit**



**Table 55: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)**

Symbol	From	To	Description	Device: iCE65		L01		L04, L08		Units
				Power-Speed Grad		-T	-L	-T		
				Nominal VCC	1.2 V	1.0 V	1.2 V	1.2 V		
<b>Synchronous Output Paths</b>										
$t_{OCKO}$	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip-flop to PIO output pad.		4.7	13.8	7.3	5.6		ns
$t_{GBCKIO}$	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.		2.1	7.3	3.8	2.6		ns
<b>Synchronous Input Paths</b>										
$t_{SUPDIN}$	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay.		0	0	0	0		ns
$t_{HDPDIN}$	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.		2.7	7.1	3.6	2.8		ns
<b>Pad to Pad</b>										
$t_{PADIN}$	PIO input	Inter-connect	Asynchronous delay from PIO input pad to adjacent interconnect.		2.5	9.5	5.0	3.2		ns
$t_{PADO}$	Inter-connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.		4.5	14.6	7.7	6.2		ns

## Internal Configuration Oscillator Frequency

Table 57 shows the operating frequency for the iCE65's internal configuration oscillator.

**Table 57: Internal Oscillator Frequency**

Symbol	Oscillator Mode	Frequency (MHz)		Description
		Min.	Max.	
$f_{OSCD}$	<b>Default</b>	4.0	6.8	Default oscillator frequency. Slow enough to safely operate with any SPI serial PROM.
$f_{OSCL}$	<b>Low Frequency</b>	14	21	Supported by most SPI serial Flash PROMs
$f_{OSCH}$	<b>High Frequency</b>	21	31	Supported by some high-speed SPI serial Flash PROMs
	<b>Off</b>	0	0	Oscillator turned off by default after configuration to save power.

## Configuration Timing

Table 58 shows the maximum time to configure an iCE65 device, by oscillator mode. The calculations use the slowest frequency for a given oscillator mode from Table 57 and the maximum configuration bitstream size from Table 1 which includes full RAM4K block initialization. The configuration bitstream selects the desired oscillator mode based on the performance of the configuration data source.

**Table 58: Maximum SPI Master or NVCM Configuration Timing by Oscillator Mode**

Symbol	Description	Device	Default	Low Freq.	High Freq.	Units
$t_{CONFIGL}$	Time from when minimum Power-on Reset (POR) threshold is reached until user application starts.	<b>iCE65L01</b>	53	25	11	ms
		<b>iCE65L04</b>	115	55	25	ms
		<b>iCE65L08</b>	230	110	50	ms

Table 59 provides timing for the CRESET\_B and CDONE pins.

**Table 59: General Configuration Timing**

Symbol	From	To	Description	All Grades		Units
				Min.	Max.	
$t_{CRESET\_B}$	CRESET_B	CRESET_B	Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge	200	—	ns
$t_{DONE\_IO}$	CDONE High	PIO pins active	Number of configuration clock cycles after CDONE goes High before the PIO pins are activated.	—	49	Clock cycles
			SPI Peripheral Mode (Clock = SPI_SCK, cycles measured rising-edge to rising-edge)	Depends on SPI_SCK frequency		
			NVCM or SPI Master Mode by internal oscillator frequency setting (Clock = internal oscillator)	Default	7.20	12.25
				Low	2.34	3.50
				High	1.59	2.33

## Revision History

Version	Date	Description
<b>2.42</b>	30-MAR-2012	Changed company name. Updated <a href="#">Table 1</a>
<b>2.41</b>	1-AUG-2011	Added VQ100 marking for NVCM programming.
<b>2.4</b>	13-MAY-2011	Added L01 CB121 package <a href="#">Figure 39</a> . Added note "else VCCIO_1 draws current" to JTAG inputs TCK, TDI and TMS do not have the input pull-up resistor and must be tied off to GND when unused, <a href="#">Table 32</a> . Input pin leakage current <a href="#">Table 49</a> split by bank. QN84 package drawing, <a href="#">Figure 35</a> , added note "underside metal is at ground potential", increased thermal resistance. Added Marking Format and Thermal resistance to CB81 Packag Mechanical Drawing <a href="#">Figure 33</a> . Added coplanarity specification to VQ100 Package Mechanical Drawing <a href="#">Figure 37</a>
<b>2.3</b>	18-OCT-2010	Added L01 CB81 and L08 CB132 packages.
<b>2.2.3</b>	12-OCT-2010	Changed <a href="#">Figure 29: Application Processor Waveforms for SPI Peripheral Mode Configuration Process</a> and <a href="#">Table 60</a> from 300 µs CRESET_B to 800 µs for iCE65L01/04 and 1200 µs for iCE65L08.
<b>2.2.2</b>	8-OCT-2010	Added iCE65L04 marking specification to <a href="#">Figure 47</a> CB196 Package Mechanical Drawing.
<b>2.2.1</b>	5-OCT-2010	Changed FSPI_SCK from 0.125 MHz to 1 MHz in <a href="#">SPI Peripheral Configuration Interface</a> and in <a href="#">Table 60</a> .
<b>2.2</b>	6-AUG-2010	Programmable Interconnect section removed.
<b>2.1.1</b>	26-MAY-2010	Switched labels on <a href="#">Figure 53</a> LVCMOS Output High, VCCIO = 1.8V with VCCIO = 2.5V.
<b>2.1</b>	15-MAR-2010	Added JTAG unused input tie off guideline. Added marking specification and thermal characteristics to package drawings. Added production datasheet for iCE65L01 with timing update, including QN84, VQ100 and CB132. Added NVCM shut-off on SPI configuration. Added non-standard VCCIO operating conditions. Increased the minimum voltage supply specification for LVCMOS33 to 3.14V in <a href="#">Table 48</a> .
<b>2.0.1</b>	12-NOV-2009	Recommended Operation Conditions, <a href="#">Table 47</a> , replaced junction with ambient.
<b>2.0</b>	14-SEPT-2009	Finalized production data sheet for iCE65L04 and iCE65L08. Improved SubLVDS input specification $V_{ICM}$ in <a href="#">Table 52</a> . CS63 and CC72 packages removed and placed in iCE DiCE KGD, Known Good Die datasheet. Added " <a href="#">IBIS Models for I/O Banks 0, 1, 2 and the SPI Bank</a> ". Added " <a href="#">Printed Circuit Board Layout Information</a> ".
<b>1.5.1</b>	13-JUL-2009	Updated the text in " <a href="#">SPI PROM Requirements</a> " section. Minor label change in <a href="#">Figure 48</a> .
<b>1.5</b>	20-JUN-2009	Updated timing information and added -T high-speed device option (affected <a href="#">Figure 2</a> , <a href="#">Table 48</a> , <a href="#">Table 54</a> , <a href="#">Table 55</a> , <a href="#">Table 56</a> , and <a href="#">Table 61</a> ). Added support for 3.3V LVCMOS I/Os in I/O Bank 3 (affected <a href="#">Figure 7</a> , <a href="#">Table 5</a> , <a href="#">Table 7</a> , <a href="#">Table 8</a> , <a href="#">Table 47</a> , <a href="#">Table 48</a> , and <a href="#">Table 51</a> ). Added a section about the <a href="#">SPI Peripheral Configuration Interface</a> and timing in <a href="#">Table 60</a> . Added a warning that a Warm Boot operation can only jump to another configuration image that has Warm Boot disabled. Updated configuration image size and configuration time for the iCE65L02 in <a href="#">Table 27</a> and <a href="#">Table 58</a> . Reduced the minimum voltage supply specification for LVCMOS33 to 2.7V in <a href="#">Table 48</a> . Added information about which power rails can be disconnected without effecting the Power-On Reset (POR) circuit and clarified description of VPP_2V5 pin in <a href="#">Table 36</a> . Added I/O characterization curves ( <a href="#">Figure 52</a> , <a href="#">Figure 53</a> , and <a href="#">Figure 54</a> ). Minor changes to <a href="#">Figure 20</a> and <a href="#">Figure 21</a> . Changed timing per Figures 54-58 and Tables 55-57.
<b>1.4.4</b>	25-MAR-2009	Clarified the voltage requirements for the VPP_2V5 pin in <a href="#">Table 36</a> and notes under <a href="#">Table 48</a> .
<b>1.4.3</b>	9-MAR-2009	Removed volatile-only (-V) product offering from <a href="#">Figure 2</a> . Corrected NC on ball V22, removed it for ball T22 on CB284 package ( <a href="#">Figure 48</a> ).
<b>1.4.2</b>	27-FEB-2009	Updated <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , <a href="#">Table 33</a> , <a href="#">Table 35</a> , and <a href="#">Table 46</a> . Updated I/O Bank 3 information in <a href="#">Table 7</a> and <a href="#">Table 48</a> .
<b>1.4.1</b>	24-FEB-2009	Based on characterization data, reduced 32KHz operating current by 40% in <a href="#">Table 1</a> , <a href="#">Table 61</a> , and <a href="#">Figure 1</a> . Corrected that SSTL18 standards require VREF pin in <a href="#">Table 7</a> . Correct ball numbers for GBIN4/GBIN5 for CS110 package.
<b>1.4</b>	9-FEB-2009	Added footprint and pinout information for the VQ100 Very-thin Quad Flat Package. Added footprint for iCE65L08 in CB196 ( <a href="#">Figure 46</a> ) and added <a href="#">Table 43</a> showing the differences between the 'L04 and 'L08 in the CB196 package. Unified the package footprint nomenclature in the <a href="#">Package and Pinout Information</a> section. Added note to <a href="#">Global Buffer Inputs</a> that the differential clock direct input is not available on the CB132 package. Added tables showing the ball/pin number for various control functions, by package ( <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , and <a href="#">Table 33</a> ). Corrected the GBIN/GBUF designations. GBIN4 and GBIN5 were swapped as were GBIN6 and GBIN7. This change affected all pinout tables and footprint diagrams. Updated and corrected " <a href="#">Differential Global Buffer Input</a> ." Tested and corrected the clock-enable and reset connections between global buffers and various resources ( <a href="#">Table 11</a> , <a href="#">Table 12</a> , and <a href="#">Table 13</a> ). Added " <a href="#">Automatic Global Buffer Insertion, Manual Insertion</a> ." Added " <a href="#">Die Cross Reference</a> " section. Improved industrial temperature range by lowering