Welcome to [E-XFL.COM](#)**Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

**Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

**Details**

Product Status	Obsolete
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	67
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-VFQFN Dual Rows, Exposed Pad
Supplier Device Package	84-QFN (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-lqn84i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-lqn84i</a>

## Programmable Logic Block (PLB)

Generally, a logic design for an iCE65 component is created using a high-level hardware description language such as Verilog or VHDL. The Lattice Semiconductor development software then synthesizes the high-level description into equivalent functions built using the programmable logic resources within each iCE65 device. Both sequential and combinational functions are constructed from an array of Programmable Logic Blocks (PLBs). Each PLB contains eight Logic Cells (LCs), as pictured in [Figure 4](#), and share common control inputs, such as clocks, reset, and enable controls.

PLBs are connected to one another and other logic functions using the rich Programmable Interconnect resources.

### Logic Cell (LC)


Each iCE65 device contains thousands of Logic Cells (LCs), as listed in [Table 1](#). Each Logic Cell includes three primary logic elements, shown in [Figure 4](#).

- A four-input [Look-Up Table \(LUT4\)](#) builds any combinational logic function, of any complexity, of up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.


**Figure 4: Programmable Logic Block and Logic Cell**

- A [‘D’-style Flip-Flop \(DFF\)](#), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- [Carry Logic](#) boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

The output from a Logic Cell is available to all inputs to all eight Logic Cells within the Programmable Logic Block. Similarly, the Logic Cell output feeds into fabric to connect to other features on the iCE65 device.




**Figure 8: Differential Inputs in iCE65L04 and iC65L08 I/O Bank 3**



### Differential Outputs in Any Bank

Differential outputs are built using a pair of single-ended PIO pins as shown in Figure 9. Each differential I/O pair requires a three-resistor termination network to adjust output characteristic to match those for the specific differential I/O standard. The output characteristics depend on the values of the parallel resistors ( $R_P$ ) and series resistor ( $R_S$ ). Differential outputs must be located in the same I/O tile.

**Figure 9: Differential Output Pair**



For electrical characteristics, see “Differential Outputs” on page 100.

The PIO pins that make up a differential output pair are indicated with a blue bounding box in the tables in “Die Cross Reference” starting on page 84.

**Table 12** and **Table 13** list the connections between a specific global buffer and the inputs on a Programmable I/O (PIO) pair. Although there is no direct connection between a global buffer and a PIO output, such a connection is possible by first connecting through a PLB LUT4 function. Again, all global buffers optionally drive all clock inputs. However, even-numbered global buffers optionally drive the clock-enable input on a PIO pair.



The PIO clock enable connect is different between the iCE65L01/iCE65L04 and iCE65L08.

**Table 12: iCE65L01 & iCE65L04: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

Global Buffer	Output Connections	Input Clock	Output Clock	Clock Enable
<b>GBUF0</b>	No (connect through PLB LUT)	Yes	Yes	No
<b>GBUF1</b>		Yes	Yes	Yes
<b>GBUF2</b>		Yes	Yes	No
<b>GBUF3</b>		Yes	Yes	Yes
<b>GBUF4</b>		Yes	Yes	No
<b>GBUF5</b>		Yes	Yes	Yes
<b>GBUF6</b>		Yes	Yes	No
<b>GBUF7</b>		Yes	Yes	Yes

**Table 13: iCE64L08: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

Global Buffer	Output Connections	Input Clock	Output Clock	Clock Enable
<b>GBUF0</b>	No (connect through PLB LUT)	Yes	Yes	Yes
<b>GBUF1</b>		Yes	Yes	No
<b>GBUF2</b>		Yes	Yes	Yes
<b>GBUF3</b>		Yes	Yes	No
<b>GBUF4</b>		Yes	Yes	Yes
<b>GBUF5</b>		Yes	Yes	No
<b>GBUF6</b>		Yes	Yes	Yes
<b>GBUF7</b>		Yes	Yes	No

### Global Buffer Inputs

The iCE65 component has eight specialized GBIN/PIO pins that are optionally direct inputs to the global buffers, offering the best overall clock characteristics. As shown in [Figure 15](#), each GBIN/PIO pin is a full-featured I/O pin but also provides a direct connection to its associated global buffer. The direct connection to the global buffer bypasses the iCEgate input-blocking latch and other PIO input logic. These special PIO pins are allocated two to an I/O Bank, a total of eight. These pins are labeled GBIN0 through GBIN7, as shown in [Figure 14](#) and the pin locations for each GBIN input appear in [Table 14](#).

**Table 14: Global Buffer Input Ball/Pin Number by Package**

Global Buffer Input (GBIN)	I/O Bank	VQ100	CB132	'L04 CB196	'L08 CB196	CB284
<b>GBIN0</b>	0	90	A6	A7	A7	E10
<b>GBIN1</b>		89	A7	E7	E7	E11
<b>GBIN2</b>	1	63	G14	F10	F10	L18
<b>GBIN3</b>		62	F14	G12	G12	K18
<b>GBIN4</b>	2	34	P8	L7	N8	V12
<b>GBIN5</b>		33	P7	P5	M7	V11
<b>GBIN6</b>	3	15	H1	H1	H1	M5
<b>GBIN7</b>		13	G1	G1	H3	L5

## Device Configuration

As described in [Table 20](#), iCE65 components are configured for a specific application by loading a binary configuration bitstream image, generated by the Lattice development system. For high-volume applications, the bitstream image is usually permanently programmed in the on-chip NVCM. However, the bitstream image can also be stored external in a standard, low-cost commodity SPI serial Flash PROM. The iCE65 component can automatically load the image using the [SPI Master Configuration Interface](#). Similarly, the iCE65 configuration data can be downloaded from an external processor, microcontroller, or DSP processor using an SPI-like serial interface or an IEEE 1149 JTAG interface.

**Table 20: iCE65 Device Configuration Modes**


Mode	Analog	Configuration Data Source
<b>NVCM</b>	ASIC	Internal, lowest-cost, secure, one-time programmable Nonvolatile Configuration Memory (NVCM)
<b>SPI Flash</b>	Microprocessor	External, low-cost, commodity, SPI serial Flash PROM
<b>SPI Peripheral</b>	Processor Peripheral	Configured by external device, such as a processor, microcontroller, or DSP using practically any data source, such as system Flash, a disk image, or over a network connection.
<b>JTAG</b>	JTAG	JTAG configuration requires sending a special command sequence on the SPI interface to enable JTAG configuration. Configuration is controlled by an external device.

## Configuration Mode Selection

The iCE65 configuration mode is selected according to the following priority described below and illustrated in [Figure 20](#).

- After exiting the Power-On Reset (POR) state or when CRESET\_B returns High after being held Low for 250 ns or more, the iCE65 FPGA samples the logical value on its SPI\_SS\_B pin. Like other programmable I/O pins, the SPI\_SS\_B pin has an internal pull-up resistor (see [Input Pull-Up Resistors on I/O Banks 0, 1, and 2](#)).
  - ◆ If the [SPI\\_SS\\_B](#) pin is sampled as a logic '1' (High), then ...
    - ◆ Check if the iCE65 is enabled to configure from the Nonvolatile Configuration Memory (NVCM). If the iCE65 device has NVCM memory ('F' ordering code) but the NVCM is yet unprogrammed, then the iCE65 device is not enabled to configure from NVCM. Conversely, if the NVCM is programmed, the iCE65 device will configure from NVCM.
      - If enabled to configure from NVCM, the iCE65 device configures itself using NVCM.
      - If not enabled to configure from NVCM, then the iCE65 FPGA configures using the [SPI Master Configuration Interface](#).
  - If the [SPI\\_SS\\_B](#) pin is sampled as a logic '0' (Low), then the iCE65 device waits to be configured from an external controller or from another iCE65 device in SPI Master Configuration Mode using an SPI-like interface.


**Figure 20: Device Configuration Control Flow**



## Configuration Image Size

Table 23 shows the number of memory bits required to configure an iCE65 device. Two values are provided for each device. The “Logic Only” value indicates the minimum configuration size, the number of bits required to configure only the logic fabric, leaving the RAM4K blocks uninitialized. The “Logic + RAM4K” column indicates the maximum configuration size, the number of bits to configure the logic fabric and to pre-initialize all the RAM4K blocks.

**Figure 22: iCE65 Internal Reset Circuitry**



### **Power-On Reset (POR)**

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI\_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. [Table 24](#) shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCM) requires that the VPP\_2V5 supply be connected, even if the application does not use the NVCM.

**Table 24: Power-on Reset (POR) Voltage Resources**

Supply Rail	iCE65 Production Devices
<b>VCC</b>	Yes
<b>SPI_VCC</b>	Yes
<b>VCCIO_1</b>	No
<b>VCCIO_2</b>	Yes
<b>VPP_2V5</b>	Yes

### **CRESET\_B Pin**

The **CRESET\_B** pin resets the iCE65 internal logic when Low.

### **JTAG Interface**

Specific command sequences also reset the iCE65 internal logic.

### **SPI Master Configuration Interface**

All iCE65 devices, including those with NVCM, can be configured from an external, commodity SPI serial Flash PROM, as shown in [Figure 23](#). The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC\_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.

## QN84 Quad Flat Pack No-Lead

The QN84 is a Quad Flat Pack No-Lead package with a 0.5 mm pad pitch.


### Footprint Diagram

Figure 34 shows the iCE65 footprint diagram for the QN84 package.

Also see Table 38 for a complete, detailed pinout for the QN84 package.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 34: iCE65 QN84 Quad Flat Pack No-Lead Footprint (Top View)**



## CB121 Chip-Scale Ball-Grid Array

The CB121 package is a chip-scale, fully-populated, ball-grid array with 0.5 mm ball pitch.


### Footprint Diagram

Figure 39 shows the iCE65L01 chip-scale BGA footprint for the 6 x 6 mm CB121 package.

Also see Table 40 for a complete, detailed pinout for the 121-ball chip-scale BGA packages.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 39: iCE65L01 CB121 Chip-Scale BGA Footprint (Top View)**




### Pinout Table

Table 40 provides a detailed pinout table for the iCE65L01 in the CB121 chip-scale BGA package. Pins are generally arranged by I/O bank, then by ball function.

**Table 40: iCE65L01 CB121 Chip-scale BGA Pinout Table**

Ball Function	Ball Number	Pin Type	Bank
GBIN0/PIO0	D6	GBIN	0
GBIN1/PIO0	C6	GBIN	0
PIO0	A2	PIO	0
PIO0	A3	PIO	0
PIO0	A4	PIO	0

**Figure 42: iCE65L04 CB132 Chip-Scale BGA Footprint (Top View)**



# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO1</b>	H12	PIO	1
<b>PIO1</b>	J11	PIO	1
<b>PIO1</b>	J12	PIO	1
<b>PIO1</b>	K11	PIO	1
<b>PIO1</b>	K12	PIO	1
<b>PIO1</b>	K14	PIO	1
<b>PIO1</b>	L14	PIO	1
<b>TCK</b>	L12	JTAG	1
<b>TDI</b>	M12	JTAG	1
<b>TDO</b>	N14	JTAG	1
<b>TMS</b>	P14	JTAG	1
<b>TRST_B</b>	M14	JTAG	1
<b>VCCIO_1</b>	F9	VCCIO	1
<b>VCCIO_1</b>	H14	VCCIO	1
<b>CDONE</b>	M10	CONFIG	2
<b>CRESET_B</b>	L10	CONFIG	2
<b>GBIN4/PIO2</b>	P8	GBIN	2
<b>GBIN5/PIO2</b>	P7	GBIN	2
<b>PIO2</b>	L4	PIO	2
<b>PIO2</b>	L5	PIO	2
<b>PIO2</b>	L6	PIO	2
<b>PIO2</b>	L7	PIO	2
<b>PIO2</b>	L8	PIO	2
<b>PIO2</b>	M3	PIO	2
<b>PIO2</b>	M4	PIO	2
<b>PIO2</b>	M6	PIO	2
<b>PIO2</b>	M7	PIO	2
<b>PIO2</b>	M8	PIO	2
<b>PIO2</b>	M9	PIO	2
<b>PIO2</b>	P2	PIO	2
<b>PIO2</b>	P3	PIO	2
<b>PIO2</b>	P4	PIO	2
<b>PIO2</b>	P5	PIO	2
<b>PIO2</b>	P9	PIO	2
<b>PIO2/CBSEL0</b>	L9	PIO	2
<b>PIO2/CBSEL1</b>	P10	PIO	2
<b>VCCIO_2</b>	J9	PIO	2
<b>VCCIO_2</b>	M5	PIO	2
<b>PIO3/DP00A</b>	B1	DPIO	3
<b>PIO3/DP00B</b>	C1	DPIO	3
<b>PIO3/DP01A</b>	C3	DPIO	3
<b>PIO3/DP01B</b>	D3	DPIO	3
<b>PIO3/DP02A</b>	D4	DPIO	3
<b>PIO3/DP02B</b>	E4	DPIO	3
<b>PIO3/DP03A</b>	D1	DPIO	3
<b>PIO3/DP03B</b>	E1	DPIO	3
<b>PIO3/DP04A</b>	F4	DPIO	3
<b>PIO3/DP04B</b>	F3	DPIO	3
<b>L01/L04: GBIN6/PIO3</b> <b>L08: GBIN6/DP06A</b>	H1	GBIN	3

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04 iCE65L08	iCE65L04	iCE65L08		
<b>PIO1</b>	L15	PIO	PIO	1	G11
<b>PIO1</b>	L16	PIO	PIO	1	G12
<b>PIO1 (●)</b>	L22	N.C.	PIO	1	—
<b>PIO1</b>	M15	PIO	PIO	1	H11
<b>PIO1</b>	M16	PIO	PIO	1	H12
<b>PIO1</b>	M20	PIO	PIO	1	—
<b>PIO1 (●)</b>	M22	N.C.	PIO	1	—
<b>PIO1</b>	N15	PIO	PIO	1	J11
<b>PIO1</b>	N16	PIO	PIO	1	J12
<b>PIO1</b>	N22	PIO	PIO	1	—
<b>PIO1</b>	P15	PIO	PIO	1	K11
<b>PIO1</b>	P16	PIO	PIO	1	K12
<b>PIO1</b>	P18	PIO	PIO	1	K14
<b>PIO1</b>	P20	PIO	PIO	1	—
<b>PIO1</b>	P22	PIO	PIO	1	—
<b>PIO1</b>	R18	PIO	PIO	1	L14
<b>PIO1</b>	R20	PIO	PIO	1	—
<b>PIO1</b>	R22	PIO	PIO	1	—
<b>PIO1</b>	T20	PIO	PIO	1	—
<b>PIO1</b>	T22	PIO	PIO	1	—
<b>PIO1</b>	U20	PIO	PIO	1	—
<b>PIO1 (●)</b>	U22	N.C.	PIO	1	—
<b>PIO1</b>	V20	PIO	PIO	1	—
<b>PIO1 (●)</b>	V22	N.C.	PIO	1	—
<b>PIO1</b>	W20	PIO	PIO	1	—
<b>PIO1 (●)</b>	W22	N.C.	PIO	1	—
<b>PIO1 (●)</b>	Y22	N.C.	PIO	1	—
<b>TCK</b>	R16	JTAG	JTAG	1	L12
<b>TDI</b>	T16	JTAG	JTAG	1	M12
<b>TDO</b>	U18	JTAG	JTAG	1	N14
<b>TMS</b>	V18	JTAG	JTAG	1	P14
<b>TRST_B</b>	T18	JTAG	JTAG	1	M14
<b>VCCIO_1</b>	H22	VCCIO	VCCIO	1	—
<b>VCCIO_1</b>	J20	VCCIO	VCCIO	1	—
<b>VCCIO_1</b>	K13	VCCIO	VCCIO	1	F9
<b>VCCIO_1</b>	M18	VCCIO	VCCIO	1	H14
<b>CDONE</b>	T14	CONFIG	CONFIG	2	M10
<b>CRESET_B</b>	R14	CONFIG	CONFIG	2	L10
<b>GBIN4/PIO2</b>	V12	GBIN	GBIN	2	P7
<b>GBIN5/PIO2</b>	V11	GBIN	GBIN	2	P8
<b>PIO2</b>	R8	PIO	PIO	2	L4
<b>PIO2</b>	R9	PIO	PIO	2	L5
<b>PIO2</b>	R10	PIO	PIO	2	L6
<b>PIO2</b>	R11	PIO	PIO	2	L7
<b>PIO2</b>	R12	PIO	PIO	2	L8
<b>PIO2</b>	T7	PIO	PIO	2	M3
<b>PIO2</b>	T8	PIO	PIO	2	M4
<b>PIO2</b>	T10	PIO	PIO	2	M6
<b>PIO2</b>	T11	PIO	PIO	2	M7
<b>PIO2</b>	T12	PIO	PIO	2	M8

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04 iCE65L08	iCE65L04	iCE65L08		
<b>PIO2</b>	T13	PIO	PIO	2	M9
<b>PIO2</b>	V6	PIO	PIO	2	P2
<b>PIO2</b>	V7	PIO	PIO	2	P3
<b>PIO2</b>	V8	PIO	PIO	2	P4
<b>PIO2</b>	V9	PIO	PIO	2	P5
<b>PIO2</b>	V13	PIO	PIO	2	P9
<b>PIO2</b>	Y4	PIO	PIO	2	—
<b>PIO2</b>	Y5	PIO	PIO	2	—
<b>PIO2</b>	Y6	PIO	PIO	2	—
<b>PIO2</b>	Y7	PIO	PIO	2	—
<b>PIO2</b>	Y9	PIO	PIO	2	—
<b>PIO2</b>	Y10	PIO	PIO	2	—
<b>PIO2</b>	Y13	PIO	PIO	2	—
<b>PIO2</b>	Y14	PIO	PIO	2	—
<b>PIO2</b>	Y15	PIO	PIO	2	—
<b>PIO2</b>	Y17	PIO	PIO	2	—
<b>PIO2</b>	Y18	PIO	PIO	2	—
<b>PIO2</b>	Y19	PIO	PIO	2	—
<b>PIO2</b>	Y20	PIO	PIO	2	—
<b>PIO2</b>	AB2	PIO	PIO	2	—
<b>PIO2 (●)</b>	AB3	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB4	N.C.	PIO	2	—
<b>PIO2</b>	AB6	PIO	PIO	2	—
<b>PIO2</b>	AB7	PIO	PIO	2	—
<b>PIO2</b>	AB8	PIO	PIO	2	—
<b>PIO2</b>	AB9	PIO	PIO	2	—
<b>PIO2</b>	AB10	PIO	PIO	2	—
<b>PIO2</b>	AB11	PIO	PIO	2	—
<b>PIO2</b>	AB12	PIO	PIO	2	—
<b>PIO2</b>	AB13	PIO	PIO	2	—
<b>PIO2</b>	AB14	PIO	PIO	2	—
<b>PIO2</b>	AB15	PIO	PIO	2	—
<b>PIO2 (●)</b>	AB16	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB17	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB18	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB19	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB20	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB21	N.C.	PIO	2	—
<b>PIO2 (●)</b>	AB22	N.C.	PIO	2	—
<b>PIO2/CBSEL0</b>	R13	PIO	PIO	2	L9
<b>PIO2/CBSEL1</b>	V14	PIO	PIO	2	P10
<b>VCCIO_2</b>	N13	VCCIO	VCCIO	2	J9
<b>VCCIO_2</b>	T9	VCCIO	VCCIO	2	M5
<b>VCCIO_2</b>	Y11	VCCIO	VCCIO	2	—
<b>PIO3/DP00A</b>	F5	DPIO	DPIO	3	B1
<b>PIO3/DP00B</b>	G5	DPIO	DPIO	3	C1
<b>PIO3/DP01A</b>	G7	DPIO	DPIO	3	C3
<b>PIO3/DP01B</b>	H7	DPIO	DPIO	3	D3
<b>PIO3/DP02A</b>	H8	DPIO	DPIO	3	D4
<b>PIO3/DP02B</b>	J8	DPIO	DPIO	3	E4

## Die Cross Reference

The tables in this section list all the pads on a specific die type and provide a cross reference on how a specific pad connects to a ball or pin in each of the available package offerings. Similarly, the tables provide the pad coordinates for the die-based version of the product (DiePlus). These tables also provide a way to prototype with one package option and then later move to a different package or die.

As described in “[Input and Output Register Control per PIO Pair](#)” on page 16, PIO pairs share register control inputs. Similarly, as described in “[Differential Inputs and Outputs](#)” on page 12, a PIO pair can form a differential input or output. PIO pairs in I/O Bank 3 are optionally differential inputs or differential outputs. PIO pairs in all other I/O Banks are optionally differential outputs. In the tables, differential pairs are surrounded by a heavy blue box.

### iCE65L04

[Table 45](#) lists all the pads on the iCE65L04 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65L04 DiePlus product, please refer to the following data sheet.

[DiePlus Advantage FPGA Known Good Die](#)

**Table 45: iCE65L04 Die Cross Reference**

iCE65L04 Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO3_00/DP00A</b>	1	B1	C1	F5	1	129.40	2,687.75
<b>PIO3_01/DP00B</b>	2	C1	B1	G5	2	231.40	2,642.74
<b>PIO3_02/DP01A</b>	3	C3	D3	G7	3	129.40	2,597.75
<b>PIO3_03/DP01B</b>	4	D3	C3	H7	4	231.40	2,552.74
<b>GND</b>	5	F1	F1	K5	5	129.40	2,507.75
<b>GND</b>	—	—	—	—	6	231.40	2,462.74
<b>VCCIO_3</b>	6	E3	E3	J7	7	129.40	2,417.75
<b>VCCIO_3</b>	—	—	—	—	8	231.40	2,372.74
<b>PIO3_04/DP02A</b>	7	D4	D1	H8	9	129.40	2,327.75
<b>PIO3_05/DP02B</b>	8	E4	D2	J8	10	231.40	2,292.74
<b>PIO3_06/DP03A</b>	—	D1	E1	H5	11	129.40	2,257.75
<b>PIO3_07/DP03B</b>	—	E1	E2	J5	12	231.40	2,222.74
<b>VCC</b>	—	—	H9	D3	13	129.40	2,187.75
<b>PIO3_08/DP04A</b>	9	F4	D4	K8	14	231.40	2,152.74
<b>PIO3_09/DP04B</b>	10	F3	E4	K7	15	129.40	2,117.75
<b>PIO3_10/DP05A</b>	—	—	F3	E3	16	231.40	2,082.74
<b>PIO3_11/DP05B</b>	—	—	F4	F3	17	129.40	2,047.75
<b>GND</b>	—	H6	A9	M10	18	231.40	2,012.74
<b>PIO3_12/DP06A</b>	—	—	F5	G3	19	129.40	1,977.75
<b>PIO3_13/DP06B</b>	—	—	E5	H3	20	231.40	1,942.74
<b>GND</b>	—	—	A9	J3	21	129.40	1,907.75
<b>GND</b>	—	—	—	—	22	231.40	1,872.74
<b>PIO3_14/DP07A</b>	—	—	—	H1	23	129.40	1,837.75
<b>PIO3_15/DP07B</b>	—	—	—	J1	24	231.40	1,802.74
<b>VCCIO_3</b>	—	—	K1	K3	25	129.40	1,767.75
<b>VCC</b>	11	G6	G6	L10	26	231.40	1,732.74
<b>PIO3_16/DP08A</b>	—	—	—	K1	27	129.40	1,697.75
<b>PIO3_17/DP08B</b>	—	—	—	L1	28	231.40	1,662.74

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO3_18/DP09A</b>	12	—	G2	L3	29	129.40	1,627.75
<b>GBIN7/PIO3_19/DP09B</b>	13	G1	G1	L5	30	231.40	1,592.74
<b>VCCIO_3</b>	14	J6	J6	N10	31	129.40	1,557.75
<b>VREF</b>	N/A	N/A	N/A	M1	32	231.40	1,522.74
<b>GND</b>	—	—	A9	N1	33	129.40	1,487.75
<b>GBIN6/PIO3_20/DP10A</b>	15	H1	H1	M5	34	231.40	1,452.74
<b>PIO3_21/DP10B</b>	16	—	H2	M3	35	129.40	1,417.75
<b>GND</b>	17	H7	A9	M11	36	231.40	1,382.74
<b>PIO3_22/DP11A</b>	—	—	G3	N3	37	129.40	1,347.75
<b>PIO3_23/DP11B</b>	—	—	G4	P3	38	231.40	1,312.74
<b>VCCIO_3</b>	—	—	K1	R3	39	129.40	1,277.75
<b>VCCIO_3</b>	—	—	—	—	40	231.40	1,242.74
<b>GND</b>	—	—	A9	T3	41	129.40	1,207.75
<b>GND</b>	—	—	—	—	42	231.40	1,172.74
<b>PIO3_24/DP12A</b>	—	—	J1	U3	43	129.40	1,137.75
<b>PIO3_25/DP12B</b>	—	—	J2	V3	44	231.40	1,102.74
<b>GND</b>	—	—	A9	V1	45	129.40	1,067.75
<b>PIO3_26/DP13A</b>	—	—	H4	W3	46	231.40	1,032.74
<b>PIO3_27/DP13B</b>	—	—	H3	Y3	47	129.40	997.75
<b>PIO3_28/DP14A</b>	18	G3	K2	L7	48	231.40	962.74
<b>PIO3_29/DP14B</b>	19	G4	J3	L8	49	129.40	927.75
<b>PIO3_30/DP15A</b>	—	H3	H5	M7	50	231.40	892.74
<b>PIO3_31/DP15B</b>	—	H4	G5	M8	51	129.40	857.75
<b>VCC</b>	—	J4	F2	N8	52	231.40	822.74
<b>PIO3_32/DP16A</b>	20	J3	L1	N7	53	129.40	787.75
<b>PIO3_33/DP16B</b>	21	J1	L2	N5	54	231.40	752.74
<b>VCCIO_3</b>	22	K1	K1	P5	55	129.40	717.75
<b>VCCIO_3</b>	—	—	—	—	56	231.40	682.74
<b>GND</b>	23	L3	L3	R7	57	129.40	637.75
<b>GND</b>	—	—	—	—	58	231.40	592.74
<b>PIO3_34/DP17A</b>	—	K3	M1	P7	59	129.40	547.75
<b>PIO3_35/DP17B</b>	—	K4	M2	P8	60	231.40	502.74
<b>PIO3_36/DP18A</b>	24	L1	K3	R5	61	129.40	457.75
<b>PIO3_37/DP18B</b>	25	M1	K4	T5	62	231.40	412.74
<b>PIO3_38/DP19A</b>	—	N1	N1	U5	63	129.40	367.75
<b>PIO3_39/DP19B</b>	—	P1	N2	V5	64	231.40	322.74
<b>PIO2_00</b>	—	—	—	AB2	65	545.00	139.20
<b>PIO2_01</b>	—	P2	L4	V6	66	595.00	37.20
<b>PIO2_02</b>	—	M3	M3	T7	67	645.00	139.20
<b>GND</b>	—	—	C2	AB5	68	695.00	37.20
<b>PIO2_03</b>	26	L4	P1	R8	69	745.00	139.20
<b>PIO2_04</b>	27	P3	N3	V7	70	795.00	37.20
<b>PIO2_05</b>	28	M4	P2	T8	71	845.00	139.20
<b>PIO2_06</b>	29	L5	L5	R9	72	895.00	37.20
<b>PIO2_07</b>	30	P4	M4	V8	73	930.00	139.20


# iCE65 Ultra Low-Power mobileFPGA™ Family

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO1_24</b>	—	—	G11	F20	167	3,712.80	1,812.00
<b>PIO1_25</b>	—	—	F11	E20	168	3,610.80	1,847.00
<b>PIO1_26</b>	—	—	E10	D20	169	3,712.80	1,882.00
<b>PIO1_27</b>	—	—	E14	C20	170	3,610.80	1,917.00
<b>GND</b>	—	G8	G8	L12	171	3,712.80	1,952.00
<b>GND</b>	—	—	—	—	172	3,610.80	1,987.00
<b>PIO1_28</b>	—	—	F12	G22	173	3,712.80	2,022.00
<b>PIO1_29</b>	—	G12	D14	L16	174	3,610.80	2,057.00
<b>PIO1_30</b>	64	G11	E13	L15	175	3,712.80	2,092.00
<b>PIO1_31</b>	65	F12	C14	K16	176	3,610.80	2,127.00
<b>VCC</b>	—	—	K13	L20	177	3,712.80	2,162.00
<b>VCC</b>	—	—	—	—	178	3,610.80	2,197.00
<b>PIO1_32</b>	66	E14	E11	J18	179	3,712.80	2,232.00
<b>PIO1_33</b>	—	F11	C13	K15	180	3,610.80	2,267.00
<b>VCCIO_1</b>	67	F9	F9	K13	181	3,712.80	2,302.00
<b>VCCIO_1</b>	—	—	—	—	182	3,610.80	2,337.00
<b>PIO1_34</b>	68	E12	E12	J16	183	3,712.80	2,377.00
<b>PIO1_35</b>	69	D14	B14	H18	184	3,610.80	2,427.00
<b>GND</b>	70	G9	G9	L13	185	3,712.80	2,477.00
<b>PIO1_36</b>	71	E11	B13	J15	186	3,610.80	2,527.00
<b>PIO1_37</b>	72	D12	D12	H16	187	3,712.80	2,577.00
<b>PIO1_38</b>	73	C14	C12	G18	188	3,610.80	2,627.00
<b>PIO1_39</b>	74	B14	D11	F18	189	3,712.80	2,677.00
<b>VPP_2V5</b>	75	A14	A14	E18	190	3,610.80	2,739.68
<b>VPP_FAST</b>	76	A13	A13	E17	191	3,097.00	2,962.80
<b>VCC</b>	77	F8	F8	K12	192	2,997.00	2,860.80
<b>VCC</b>	77	F8	F8	K12	193	2,947.00	2,962.80
<b>PIO0_00</b>	78	A12	C11	E16	194	2,897.00	2,860.80
<b>PIO0_01</b>	—	C12	—	G16	195	2,847.00	2,962.80
<b>PIO0_02</b>	79	A11	A12	E15	196	2,797.00	2,860.80
<b>PIO0_03</b>	80	C11	B11	G15	197	2,747.00	2,962.80
<b>PIO0_04</b>	—	D11	—	H15	198	2,697.00	2,860.80
<b>PIO0_05</b>	81	A10	D10	E14	199	2,647.00	2,962.80
<b>PIO0_06</b>	82	C10	A11	G14	200	2,612.00	2,860.80
<b>PIO0_07</b>	83	D10	D9	H14	201	2,577.00	2,962.80
<b>GND</b>	84	A9	H6	E13	202	2,542.00	2,860.80
<b>GND</b>	—	—	—	—	203	2,507.00	2,962.80
<b>PIO0_08</b>	85	C9	C10	G13	204	2,472.00	2,860.80
<b>PIO0_09</b>	86	D9	A10	H13	205	2,437.00	2,962.80
<b>PIO0_10</b>	87	C8	B10	G12	206	2,402.00	2,860.80
<b>PIO0_11</b>	—	D8	E9	H12	207	2,367.00	2,962.80
<b>PIO0_12</b>	—	—	—	A18	208	2,332.00	2,860.80
<b>PIO0_13</b>	—	—	—	A17	209	2,297.00	2,962.80
<b>PIO0_14</b>	—	—	—	A16	210	2,262.00	2,860.80
<b>PIO0_15</b>	—	—	—	A15	211	2,227.00	2,962.80
<b>VCCIO_0</b>	88	A8	A8	E12	212	2,192.00	2,860.80
<b>VCCIO_0</b>	—	—	—	—	213	2,157.00	2,962.80

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO2_28</b>	—	Y13	132	2,062.5	139.5
<b>GBIN5/PIO2_29</b>	M7	V11	133	2,097.5	37.5
<b>GBIN4/PIO2_30</b>	N8	V12	134	2,132.5	139.5
<b>GND</b>	J8	Y12	135	2,167.5	37.5
<b>GND</b>	—	—	136	2,202.5	139.5
<b>PIO2_31</b>	P8	Y14	137	2,237.5	37.5
<b>PIO2_32</b>	—	AB15	138	2,272.5	139.5
<b>PIO2_33</b>	M8	V13	139	2,307.5	37.5
<b>PIO2_34</b>	—	AB16	140	2,342.5	139.5
<b>PIO2_35</b>	L8	Y15	141	2,377.5	37.5
<b>PIO2_36</b>	—	AB17	142	2,412.5	139.5
<b>PIO2_37</b>	N9	AB18	143	2,447.5	37.5
<b>PIO2_38</b>	—	AB19	144	2,482.5	139.5
<b>PIO2_39</b>	—	AB20	145	2,517.5	37.5
<b>PIO2_40</b>	—	AB21	146	2,552.5	139.5
<b>PIO2_41</b>	—	Y17	147	2,587.5	37.5
<b>PIO2_42</b>	—	AB22	148	2,622.5	139.5
<b>PIO2_43</b>	—	Y18	149	2,657.5	37.5
<b>PIO2_44</b>	P9	Y19	150	2,692.5	139.5
<b>VCC</b>	N7	N11	151	2,727.5	37.5
<b>VCC</b>	—	—	152	2,762.5	139.5
<b>PIO2_45</b>	M9	Y20	153	2,797.5	37.5
<b>PIO2_46</b>	K8	T11	154	2,832.5	139.5
<b>VCCIO_2</b>	J9	N13	155	2,867.5	37.5
<b>VCCIO_2</b>	—	—	156	2,902.5	139.5
<b>PIO2_47</b>	N11	R11	157	2,937.5	37.5
<b>GND</b>	J8	M12	158	2,972.5	139.5
<b>GND</b>	—	—	159	3,007.5	37.5
<b>PIO2_48</b>	N12	T12	160	3,042.5	139.5
<b>PIO2_49</b>	K9	R12	161	3,077.5	37.5
<b>PIO2_50</b>	N13	T13	162	3,112.5	139.5
<b>PIO2_51/CBSEL0</b>	L9	R13	163	3,147.5	37.5
<b>PIO2_52/CBSEL1</b>	P10	V14	164	3,182.5	139.5
<b>CDONE</b>	M10	T14	165	3,217.5	37.5
<b>CRESET_B</b>	L10	R14	166	3,260.0	139.5
<b>PIOS_00/SPI_SO</b>	M11	T15	167	3,320.0	37.5
<b>PIOS_01/SPI_SI</b>	P11	V15	168	3,370.0	139.5
<b>GND</b>	J8	Y16	169	3,420.0	37.5
<b>GND</b>	—	—	170	3,470.0	139.5
<b>PIOS_02/SPI_SCK</b>	P12	V16	171	3,520.0	37.5
<b>PIOS_03/SPI_SS_B</b>	P13	V17	172	3,570.0	139.5
<b>VCC</b>	—	—	173	3,620.0	37.5
<b>VCC</b>	—	—	174	3,670.0	139.5
<b>SPI_VCC</b>	L11	R15	175	3,720.0	37.5
<b>SPI_VCC</b>	—	—	176	3,770.0	139.5

## Differential Inputs

**Figure 50: Differential Input Specifications**




**Table 52: Recommended Operating Conditions for Differential Inputs**

I/O Standard	VCCIO_3 (V)			V <sub>ID</sub> (mV)			V <sub>ICM</sub> (V)		
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max
<b>LVDS</b>	2.38	2.50	2.63	250	350	450	$\frac{VCCIO_3}{2} - 0.30$	$\frac{VCCIO_3}{2}$	$\frac{VCCIO_3}{2} + 0.30$
<b>SubLVDS</b>	1.71	1.80	1.89	100	150	200	$\frac{VCCIO_3}{2} - 0.25$	$\frac{VCCIO_3}{2}$	$\frac{VCCIO_3}{2} + 0.25$

## Differential Outputs

**Figure 51: Differential Output Specifications**




**Table 53: Recommended Operating Conditions for Differential Outputs**

I/O Standard	VCCIO_x (V)			$\Omega$		V <sub>OD</sub> (mV)			V <sub>OCM</sub> (V)		
	Min	Nom	Max	R <sub>s</sub>	R <sub>p</sub>	Min	Nom	Max	Min	Nom	Max
<b>LVDS</b>	2.38	2.50	2.63	150	140	300	350	400	$\frac{VCCIO}{2} - 0.15$	$\frac{VCCIO}{2}$	$\frac{VCCIO}{2} + 0.15$
<b>SubLVDS</b>	1.71	1.80	1.89	270	120	100	150	200	$\frac{VCCIO}{2} - 0.10$	$\frac{VCCIO}{2}$	$\frac{VCCIO}{2} + 0.10$


## Programmable Input/Output (PIO) Block

Table 55 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 57 and Figure 58. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

**Figure 57: Programmable I/O (PIO) Pad-to-Pad Timing Circuit**



**Figure 58: Programmable I/O (PIO) Sequential Timing Circuit**



**Table 55: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)**

Symbol	From	To	Description	Device: iCE65		L01		L04, L08		Units
				Power-Speed Grad		-T	-L	-T		
				Nominal VCC	1.2 V	1.0 V	1.2 V	1.2 V		
<b>Synchronous Output Paths</b>										
$t_{OCKO}$	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip-flop to PIO output pad.		4.7	13.8	7.3	5.6		ns
$t_{GBCKIO}$	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.		2.1	7.3	3.8	2.6		ns
<b>Synchronous Input Paths</b>										
$t_{SUPDIN}$	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay.		0	0	0	0		ns
$t_{HDPDIN}$	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.		2.7	7.1	3.6	2.8		ns
<b>Pad to Pad</b>										
$t_{PADIN}$	PIO input	Inter-connect	Asynchronous delay from PIO input pad to adjacent interconnect.		2.5	9.5	5.0	3.2		ns
$t_{PADO}$	Inter-connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.		4.5	14.6	7.7	6.2		ns

		minimum temperature to $-40^{\circ}\text{C}$ in <a href="#">Figure 2</a> and <a href="#">Table 48</a> . Added NVCM programming temperature to <a href="#">Table 48</a> .
<b>1.3</b>	17-DEC-2008	Added footprint and pinout information for the CS110 Wafer-Level Chip-Scale Ball Grid Array. Clarified that the CB196 footprint shown is for the iCE65L04; the iCE65L08 footprint for the CB196 package is similar but different. Added updated information on <a href="#">Differential Inputs and Outputs</a> , including support for SubLVDS. Updated <a href="#">Electrical Characteristics</a> and <a href="#">AC Timing Guidelines</a> sections. Added support for the LVCMS15 I/O standard. Corrected the diagram showing the direct differential clock input, <a href="#">Figure 16</a> . Updated the number of I/Os by package in <a href="#">Table 34</a> . Updated company address. Other minor updates throughout.
<b>1.2</b>	11-OCT-2008	Updated I/O Bank 3 characteristics in <a href="#">Table 7</a> and <a href="#">Table 51</a> . Corrected label in <a href="#">Figure 14</a> . Added JTAG configuration to <a href="#">Table 20</a> . Added pull-up resistor information in <a href="#">Table 22</a> and <a href="#">Figure 21</a> . Added “ <a href="#">Internal Device Reset</a> ” section. Updated internal oscillator performance in and <a href="#">Table 57</a> . Updated configuration timing in <a href="#">Table 58</a> based on new oscillator timing. Completely reorganized the “ <a href="#">Package and Pinout Information</a> ” section. Added information on CS63 and CB196 packages. Updated information on VPP_2V5 signal in <a href="#">Table 36</a> . Reduced package height for CB132 and CB284 packages to 1.0 mm. Added “ <a href="#">Differential Inputs</a> ” and “ <a href="#">Differential Outputs</a> ” sections.
<b>1.1</b>	4-SEPT-2008	Updated package roadmap (Table 2) and updated ordering codes (Figure 2). Updated Figure 7. Updated Figure 24. Added CS63 package footprint (Figure 36), pinout (Table 39) and Package.
<b>1.0</b>	31-MAY-2008	Initial public release.

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at [www.latticesemi.com/legal](http://www.latticesemi.com/legal). All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Lattice Semiconductor Corporation  
5555 N.E. Moore Court  
Hillsboro, Oregon 97124-6421  
United States of America

Tel: +1 503 268 8000  
Fax: +1 503 268 8347