

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	92
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	121-VFBGA, CSBGA
Supplier Device Package	121-CSBGA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-tcb121c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Overview

The Lattice Semiconductor iCE65 programmable logic family is specifically designed to deliver the lowest static and dynamic power consumption of any comparable CPLD or FPGA device. iCE65 devices are designed for cost-sensitive, high-volume applications and provide on-chip, nonvolatile configuration memory (NVCM) to customize for a specific application. iCE65 devices can self-configure from a configuration image stored in an external commodity SPI serial Flash PROM or be downloaded from an external processor over an SPI-like serial port.

The three iCE65 components, highlighted in Table 1, deliver from approximately 1K to nearly 8K logic cells and flip-flops while consuming a fraction of the power of comparable programmable logic devices. Each iCE65 device includes between 16 to 32 RAM blocks, each with 4Kbits of storage, for on-chip data storage and data buffering.

As pictured in Figure 1, each iCE65 device consists of four primary architectural elements.

- An array of Programmable Logic Blocks (PLBs)
 - ◆ Each PLB contains eight Logic Cells (LCs); each Logic Cell consists of ...
 - A fast, four-input look-up table (LUT4) capable of implementing any combinational logic function of up to four inputs, regardless of complexity
 - A 'D'-type flip-flop with an optional clock-enable and set/reset control
 - Fast carry logic to accelerate arithmetic functions such as adders, subtracters, comparators, and counters.
 - ◆ Common clock input with polarity control, clock-enable input, and optional set/reset control input to the PLB is shared among all eight Logic Cells
- Two-port, 4Kbit RAM blocks (RAM4K)
 - ◆ 256x16 default configuration; selectable data width using programmable logic resources
 - ♦ Simultaneous read and write access; ideal for FIFO memory and data buffering applications
 - ◆ RAM contents pre-loadable during configuration
- Four I/O banks with independent supply voltage, each with multiple Programmable Input/Output (PIO) blocks
 - ◆ LVCMOS I/O standards and LVDS outputs supported in all banks
 - ◆ I/O Bank 3 supports additional SSTL, MDDR, LVDS, and SubLVDS I/O standards
- Programmable interconnections between the blocks
 - Flexible connections between all programmable logic functions
 - Eight dedicated low-skew, high-fanout clock distribution networks

Look-Up Table (LUT4)

The four-input Look-Up Table (LUT4) function implements any and all combinational logic functions, regardless of complexity, of between zero and four inputs. Zero-input functions include "High" (1) and "Low" (0). The LUT4 function has four inputs, labeled IO, II, I2, and I3. Three of the four inputs are shared with the Carry Logic function, as shown in Figure 4. The bottom-most LUT4 input connects either to the I3 input or to the Carry Logic output from the previous Logic Cell.

The output from the LUT4 function connects to the flip-flop within the same Logic Cell. The LUT4 output or the flip-flop output then connects to the programmable interconnect.

For detailed LUT4 internal timing, see Table 54.

'D'-style Flip-Flop (DFF)

The 'D'-style flip-flop (DFF) optionally stores state information for the application.

The flip-flop has a data input, 'D', and a data output, 'Q'. Additionally, each flip-flop has up to three control signals that are shared among all flip-flops in all Logic Cells within the PLB, as shown in Figure 4. Table 3 describes the behavior of the flip-flop based on inputs and upon the specific DFF design primitive used or synthesized.

Table 3: 'D'-Style Flip-Flop Behavior

DFF		Flip-Flop	Flip-Flop Inputs				Output
Primitive	Operation	Mode	D	EN	SR	CLK	Q
All	Cleared Immediately after Configuration	X	X	Χ	Χ	X	0
	Hold Present Value (Disabled)		Χ	0	Χ	Χ	Q
	Hold Present Value (Static Clock)		Χ	Χ	Χ	1 or 0	Q
	Load with Input Data		D	1*	0*	↑	D
SB_DFFR	Asynchronous Reset	Asynchronous Reset	Χ	Χ	1	Χ	0
SB_DFFS	Asynchronous Set	Asynchronous Set	Χ	Χ	1	X	1
SB_DFFSR	Synchronous Reset	Synchronous Reset	Χ	1*	1	1	0
SB_DFFSS	Synchronous Set	Synchronous Set	Χ	1*	1	†	1

X = don't care, $\uparrow = rising$ clock edge (default polarity), $1^* = High$ or unused, $0^* = Low$ or unused

The CLK clock signal is not optional and is shared among all flip-flops in a Programmable Logic Block. By default, flip-flops are clocked by the rising edge of the PLB clock input, although the clock polarity can be inverted for all the flip-flops in the PLB.

The CLK input optionally connects to one of the following clock sources.

- The output from any one of the eight Global Buffers, or
- A connection from the general-purpose interconnect fabric

The EN clock-enable signal is common to all Logic Cells in a Programmable Logic Block. If the enable signal is not used, then the flip-flop is always enabled. This condition is indicated as "1*" in Table 3. The asterisk indicates that this is the default state if the control signal is not connected in the application.

Similarly, the SR set/reset signal is common to all Logic Cells in a Programmable Logic Block. If not used, then the flip-flop is never set/reset, except when cleared immediately after configuration or by the Global Reset signal. This condition is indicated as "0*" in Table 3. The asterisk indicates that this is the default state if the control signal is not connected in the application.



Each flip-flop has an additional control that defines its set or reset behavior. As defined in the configuration image, the control defines whether the set or reset operation is synchronized to the active CLK clock edge or whether it is completely asynchronous.

- The SB_DFFR and SB_DFFS primitives are asynchronously controlled, solely by the SR input. If the SR input is High, then an SB_DFFR primitive is asynchronously reset and an SB_DFFS primitive is asynchronously set.
- The SB_DFFSR and SB_DFFRSS primitives are synchronously controlled by both the SR input and the clock input. If the SR input is High at a rising edge of the clock input, then an SB_DFFSR primitive is synchronously reset and an SB_DFFSS primitive is synchronously set.

The LUT4 output or the flip-flop output then connects to the programmable interconnect.

Because of the shared control signals, the design software can pack flip-flops with common control inputs into a single PLB block, as described by Table 4. There are eight total packing options.

Table 4: Flip-flop Packing/Sharing within a PLB

Group	Active Clock Edge	Clock Enable	Set or Reset Control (Sync. or Async)
1 2	↑	None (always anabled)	None
3 4	↑	None (always enabled)	PLB set/reset control
5 6	↑	Selective (controlled by	None
7 8	↑	PLB clock enable)	PLB set/reset control

For detailed flip-flop internal timing, see Table 54.

Carry Logic

The dedicated Carry Logic within each Logic Cell primarily accelerates and improves the efficiency of arithmetic logic such as adders, accumulators, subtracters, incrementers, decrementers, counters, ALUs, and comparators. The Carry Logic also supports wide combinational logic functions.

$$COUT = I1 \bullet I2 + CIN \bullet I1 + CIN \bullet I2$$
 [Equation 1]

Equation 1 and Figure 5 describe the Carry Logic structure within a Logic Cell. The Carry Logic shares inputs with the associated Look-Up Table (LUT4). The LUT4's II and I2 inputs directly feed the Carry Logic; inputs I0 and I3 do not. A signal cascades between Logic Cells within the Programmable Logic Block. The carry input from the previous adjacent Logic Cell optionally provides an alternate input to the LUT4 function, supplanting the I3 input.

Low-Power Disable

To save power and prevent unnecessary signal switching, the Carry Logic function within a Logic Cell is disabled if not used. The output of a Logic Cell's Carry Logic is forced High.

PLB Carry Input and Carry Output Connections

As shown in Figure 5, each Programmable Logic Block has a carry input signal that can be initialized High, Low, or come from the carry output signal from PLB immediately below.

Similarly, the Carry Logic output from the Programmable Logic Block connects to the PLB immediately above, which allows the Carry Logic to span across multiple PLBs in a column. As shown in Figure 6, the Carry Logic chain can be tapped mid-way through a chain or a PLB by feeding the value through a LUT4 function.


Adder Example

Figure 6 shows an example design that uses the Carry Logic. The example is a 2-bit adder, which can be expanded into an adder of arbitrary size. The LUT4 function within a Logic Cell is programmed to calculate the sum of the two input values and the carry input, $A[i] + B[i] + CARRY_IN[i-1] = SUM[i]$.

Programmable Input/Output Block (PIO)

Programmable Input/Output (PIO) blocks surround the periphery of the device and connect external components to the Programmable Logic Blocks (PLBs) and RAM4K blocks via programmable interconnect. Individual PIO pins are grouped into one of four I/O banks, as shown in Figure 7. I/O Bank 3 has additional capabilities, including LVDS differential I/O and the ability to interface to Mobile DDR memories.

Figure 7 also shows the logic within a PIO pin. When used in an application, a PIO pin becomes a signal input, an output, or a bidirectional I/O pin with a separate direction control input.



I/O Banks

PIO blocks are organized into four separate I/O banks, each with its own voltage supply input, as shown in Table 5. The voltage applied to the VCCIO pin on a bank defines the I/O standard used within the bank. Table 50 and Table 51 describe the I/O drive capabilities and switching thresholds by I/O standard. On iCE65L04 and iCE65L08 devices, I/O Bank 3, along the left edge of the die, is different than the others and supports specialized I/O standards.

I/O Bank Voltage Supply Inputs Support Different I/O Standards

Because each I/O bank has its own voltage supply, iCE65 components become the ideal bridging device between different interface standards. For example, the iCE65 device allows a 1.8V-only processor to interface cleanly with a 3.3V bus interface. The iCE65 device replaces external voltage translators.

Table 5: Supported Voltages by I/O Bank

Bank	Device Edge	Supply Input	3.3V	2.5V	1.8V	1.5V
0	Тор	VCCIO_0	Yes	Yes	Yes	Outputs only
1	Right	VCCIO_1	Yes	Yes	Yes	Outputs only
2	Bottom	VCCIO_2	Yes	Yes	Yes	Outputs only
3	Left	VCCIO_3	Yes	Yes	Yes	iCE65L01: Outputs only
						iCE65L04/08: Yes
SPI	Bottom Right	SPI_VCC	Yes	Yes	Yes	No



If not connected to an external SPI PROM, the four pins associated with the SPI Master Configuration Interface can be used as PIO pins, supplied by the SPI_VCC input, essentially forming a fifth "mini" I/O bank. If using an SPI Flash PROM, then connect SPI VCC to 3.3V.

I/O Banks 0, 1, 2, SPI and Bank 3 of iCE65L01

Table 6 highlights the available I/O standards when using an iCE65 device, indicating the drive current options, and in which bank(s) the standard is supported. I/O Banks 0, 1, 2 and SPI interface support the same standards. I/O Bank 3 has additional capabilities in iCE65L04 and iCE65L08, including support for MDDR memory standards and LVDS differential I/O.

Table 6: I/O Standards for I/O Banks 0, 1, 2, SPI Interface Bank, and Bank 3 of iCE65L01

I/O Standard	Supply Voltage	Drive Current (mA)	Attribute Name
5V Input Tolerance	3.3V	N/A	N/A
LVCMOS33	3.3V	±11	
LVCMOS25	2.5V	±8	SB LVCMOS
LVCMOS18	1.8V	±5	3B_LVCMO3
LVCMOS15 outputs	1.5V	±4	

IBIS Models for I/O Banks 0, 1, 2 and the SPI Bank

The IBIS (I/O Buffer Information Specification) file that describes the output buffers used in I/O Banks 0, 1, 2, SPI Bank and Bank 3 of iCE65L01 is available from the following link.

■ IBIS Models for I/O Banks 0, 1, 2, SPI Bank and Bank 3 of iCE65L01

I/O Bank 3 of iCE65L04 and iCE65L08


I/O Bank 3, located along the left edge of the die, has additional special I/O capabilities to support memory components and differential I/O signaling (LVDS). Table 7 lists the various I/O standards supported by I/O Bank 3. The SSTL2 and SSTL18 I/O standards require the VREF voltage reference input pin which is only available on the CB284 package. Also see Table 51 for electrical characteristics.

Table 7: I/O Standards for I/O Bank 3 Only of iCE65L04 and iCE65L08

	Supply	VREF Pin (CB284 or	Target	
I/O Standard	Voltage	DiePlus) Required?	Drive Current (mA)	Attribute Name
LVCMOS33	3.3V	No	±8	SB_LVCMOS33_8
		No	±16	SB_LVCMOS25_16
LVCMOS25	2.5V		±12	SB_LVCMOS25_12
LVCMOSZS	2.50		±8	SB_LVCMOS25_8
			±4	SB_LVCMOS25_4
		No	±10	SB_LVCMOS18_10
LVCMOS18	1.8V		±8	SB_LVCMOS18_8
LVCI40210	1.00		±4	SB_LVCMOS18_4
			±2	SB_LVCMOS18_2
LVCMOS15	1.5V	No	±4	SB_LVCMOS15_4
LVCMOSTS	1.50		±2	SB_LVCMOS15_2
SSTL2_II	2.5V	Yes	±16.2	SB_SSTL2_CLASS_2
SSTL2_I	2.50		±8.1	SB_SSTL2_CLASS_1
SSTL18_II	1.8V	Yes	±13.4	SB_SSTL18_FULL
SSTL18_I	1.00		±6.7	SB_SSTL18_HALF
		No	±10	SB_MDDR10
MDDR	1 0\/		±8	SB_MDDR8
אטטויו	1.8V		±4	SB_MDDR4
			±2	SB_MDDR2
LVDS	2.5V	No	N/A	SB_LVDS_INPUT




Figure 8: Differential Inputs in iCE65L04 and iC65L08 I/O Bank 3



Differential Outputs in Any Bank

Differential outputs are built using a pair of single-ended PIO pins as shown in Figure 9. Each differential I/O pair requires a three-resistor termination network to adjust output characteristic to match those for the specific differential I/O standard. The output characteristics depend on the values of the parallel resistors (RP) and series resistor (RS). Differential outputs must be located in the same I/O tile.

Figure 9: Differential Output Pair



For electrical characteristics, see "Differential Outputs" on page 100.

The PIO pins that make up a differential output pair are indicated with a blue bounding box in the in the tables in "Die Cross Reference" starting on page 84.





For best possible performance, the global buffer inputs (GBIN[7:-0]) connect directly to the their associated global buffers (GBUF[7:0]), bypassing the PIO logic and iCEgate circuitry as shown in Figure 7. Consequently, the direct GBIN-to-GBUF connection cannot be blocked by the iCEgate circuitry. However, it is possible to use iCEgate to block PIO-to-GBUF clock connections.

For additional information on using the iCEgate feature, please refer to the following application note.

AN002: Using iCEgate Blocking for Ultra-Low Power

Input Pull-Up Resistors on I/O Banks 0, 1, and 2

The PIO pins in I/O Banks 0, 1, and 2 have an optional input pull-up resistor. Pull-up resistors are not provided in iCE65L04 and iCE65L08 I/O Bank 3. During the iCE65 configuration process, the input pull-up resistor is unconditionally enabled and pulls the input to within a diode drop of the associated I/O bank supply voltage (VCCIO #). This prevents any signals from floating on the circuit board during configuration.

After iCE65 configuration is complete, the input pull-up resistor is optional, defined by a configuration bit. The pull-up resistor is also useful to tie off unused PIO pins. The Lattice iCEcube development software defines all unused PIO pins in I/O Banks 0, 1 and 2 as inputs with the pull-up resistor turned on. The pull-up resistor value depends on the VCCIO voltage applied to the bank, as shown in Table 49.



Note: JTAG inputs TCK, TDI and TMS do not have the input pull-up resistor and must be tied off to GND when unused, else VCCIO_1 draws current.

No Input Pull-up Resistors on I/O Bank 3 of iCE65L04 and iCE65L08

The PIO pins in I/O Bank 3 do not have an internal pull-up resistor. To minimize power consumption, tie unused PIO pins in Bank 3 to a known logic level or drive them as a disabled high-impedance output.

Input Hysteresis

Inputs typically have about 50 mV of hysteresis, as indicated in Table 49.

Output and Output Enable Signal Path

As shown in Figure 7, a signal from programmable interconnect feeds the OUT signal on a Programmable I/O pad. This output connects either directly to the associated package pin or is held in an optional output flip-flop. Because all flip-flops are automatically reset after configuration, the output from the output flip-flop can be optionally inverted so that an active-Low output signal is held in the disabled (High) state immediately after configuration.

Similarly, each Programmable I/O pin has an output enable or three-state control called OE. When OE = High, the OUT output signal drives the associated pad, as described in Table 10. When OE = Low, the output driver is in the high-impedance (Hi-Z) state. The OE output enable control signal itself connects either directly to the output buffer or is held in an optional register. The output buffer is optionally permanently enabled or permanently disabled, either to unconditionally drive output signals, or to allow input-only signals.

Table 10: PIO Output Operations (non-registered operation, no inversions)

	OUT	OE	
Operation	Data Output	Enable	PAD
Three-State	Χ	0	Hi-Z
Drive Output Data	OUT	1*	OUT

X = don't care, $1^* = High or unused$, Hi-Z = high-impedance, three-stated, floating.

See Input and Output Register Control per PIO Pair for information about the registered input path.



Device Configuration

As described in Table 20, iCE65 components are configured for a specific application by loading a binary configuration bitstream image, generated by the Lattice development system. For high-volume applications, the bitstream image is usually permanently programmed in the on-chip NVCM, However, the bitstream image can also be stored external in a standard, low-cost commodity SPI serial Flash PROM. The iCE65 component can automatically load the image using the SPI Master Configuration Interface. Similarly, the iCE65 configuration data can be downloaded from an external processor, microcontroller, or DSP processor using an SPI-like serial interface or an IEEE 1149 JTAG interface.

Table 20: iCE65 Device Configuration Modes

Mode	Analogy	Configuration Data Source
NVCM	ASIC	Internal, lowest-cost, secure, one-time programmable Nonvolatile Configuration Memory (NVCM)
SPI Flash	Microprocessor	External, low-cost, commodity, SPI serial Flash PROM
SPI Peripheral	Processor Peripheral	Configured by external device, such as a processor, microcontroller, or DSP using practically any data source, such as system Flash, a disk image, or over a network connection.
JTAG	JTAG	JTAG configuration requires sending a special command sequence on the SPI interface to enable JTAG configuration. Configuration is controlled by and external device.

Configuration Mode Selection

The iCE65 configuration mode is selected according to the following priority described below and illustrated in Figure 20.

- After exiting the Power-On Reset (POR) state or when CRESET_B returns High after being held Low for 250 ns or more, the iCE65 FPGA samples the logical value on its SPI_SS_B pin. Like other programmable I/O pins, the SPI_SS_B pin has an internal pull-up resistor (see Input Pull-Up Resistors on I/O Banks 0, 1, and 2).
- If the SPI SS B pin is sampled as a logic 'l' (High), then ...
 - ◆ Check if the iCE65 is enabled to configure from the Nonvolatile Configuration Memory (NVCM). If the iCE65 device has NVCM memory ('F' ordering code) but the NVCM is yet unprogrammed, then the iCE65 device is not enabled to configure from NVCM. Conversely, if the NVCM is programmed, the iCE65 device will configure from NVCM.
 - If enabled to configure from NVCM, the iCE65 device configures itself using NVCM.
 - If not enabled to configure from NVCM, then the iCE65 FPGA configures using the SPI Master Configuration Interface.
- If the SPI_SS_B pin is sampled as a logic '0' (Low), then the iCE65 device waits to be configured from an external controller or from another iCE65 device in SPI Master Configuration Mode using an SPI-like interface.

Figure 21: iCE65 Configuration Control Pins




Figure 21 shows the two iCE65 configuration control pins, CRESET_B and CDONE. Table 23 lists the ball/pin numbers for the configuration control pins by package. When driven Low for at least 200 ns, the dedicated Configuration Reset input, CRESET_B, resets the iCE65 device. When CRESET_B returns High, the iCE65 FPGA restarts the configuration process from its power-on conditions (Cold Boot). The CRESET_B pin is a pure input with no internal pull-up resistor. If driven by open-drain driver or un-driven, then connect the CRESET_B pin to a $10 \text{ k}\Omega$ pull-up resistor connected to the VCCIO 2 supply.

Table 23: Configuration Control Ball/Pin Numbers by Package

Configuration						
Control Pins	CB81	QN84	VQ100	CB132	CB196	CB284
CRESET_B	J6	A21	44	L10	L10	R14
CDONE	H6	B16	43	M10	M10	T14

The iCE65 device signals the end of the configuration process by actively turning off the internal pull-down transistor on the Configuration Done output pin, CDONE. The pin has a permanent, weak internal pull-up resistor to the VCCIO_2 rail. If the iCE65 device drives other devices, then optionally connect the CDONE pin to a 10 k Ω pull-up resistor connected to the VCCIO_2 supply.

The PIO pins activate according to their configured function after 49 configuration clock cycles. The internal oscillator is the configuration clock source for the SPI Master Configuration Interface and when configuring from

* Note: only 14 of the 16 RAM4K Memory Blocks may be pre-initialized in the iCE65L01.

Nonvolatile Configuration Memory (NVCM). When using the SPI Peripheral Configuration Interface, the configuration clock source is the SPI_SCK clock input pin.

Internal Oscillator

During SPI Master or NVCM configuration mode, the controlling clock signal is generated from an internal oscillator. The oscillator starts operating at the Default frequency. During the configuration process, however, bit settings within the configuration bitstream can specify a higher-frequency mode in order to maximize SPI bandwidth and reduce overall configuration time. See Table 57: Internal Oscillator Frequency on page 105 for the specified oscillator frequency range.

Using the SPI Master Configuration Interface, internal oscillator controls all the interface timing and clocks the SPI serial Flash PROM via the SPI_SCK clock output pin.

The oscillator output, which also supplies the SPI SCK clock output during the SPI Flash configuration process, has a 50% duty cycle.


Internal Device Reset

Figure 22 presents the various signals that internally reset the iCE65 internal logic.

- Power-On Reset (POR)
- CRESET B Pin
- ITAG Interface



Figure 22: iCE65 Internal Reset Circuitry



Power-On Reset (POR)

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. Table 24 shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCM) requires that the VPP_2V5 supply be connected, even if the application does not use the NVCM.

Table 24: Power-on Reset (POR) Voltage Resources

Supply Rail	iCE65 Production Devices	
VCC	Yes	
SPI_VCC	Yes	
VCCIO_1	No	
VCCIO_2	Yes	
VPP_2V5	Yes	

CRESET_B Pin

The CRESET B pin resets the iCE65 internal logic when Low.

JTAG Interface

Specific command sequences also reset the iCE65 internal logic.

SPI Master Configuration Interface

All iCE65 devices, including those with NVCM, can be configured from an external, commodity SPI serial Flash PROM, as shown in Figure 23. The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.



Signal Name	Direction	I/O Bank	Pull-up during Config	Description
TMS	Input	1	No	JTAG Test Mode Select. If using the JTAG interface, use a $10k\Omega$ pull-up resistor to VCCIO_1. Tie off to GND when unused.
тск	Input	1	No	JTAG Test Clock. If using the JTAG interface, use a $10k\Omega$ pull-up resistor to VCCIO_1. Tie off to GND when unused.
TDO	Output	1	No	JTAG Test Data Output.
TRST_B	Input	1	No	JTAG Test Reset, active Low. Keep Low during normal operation; High for JTAG operation.
VCC	Supply	All	N/A	Internal core voltage supply. All must be connected.
VCCIO_0	Supply	0	N/A	Voltage supply to I/O Bank 0. All such pins or balls on the package must be connected. Can be disconnected or turned off without affecting the Power-On Reset (POR) circuit.
VCCIO_1	Supply	1	N/A	Voltage supply to I/O Bank 1. All such pins or balls on the package must be connected. Required to guarantee a valid input voltage on TRST_B JTAG pin.
VCCIO_2	Supply	2	N/A	Voltage supply to I/O Bank 2. All such pins or balls on the package must be connected. Required input to the Power-On Reset (POR) circuit.
VCCIO_3	Supply	3	N/A	Voltage supply to I/O Bank 3. All such pins or balls on the package must be connected. Can be disconnected or turned off without affecting the Power-On Reset (POR) circuit.
SPI_VCC	Supply	SPI	N/A	SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM. Required input to the Power-On Reset (POR) circuit.
VPP_FAST	Supply	All	N/A	Direct programming voltage supply. If unused, leave floating or unconnected during normal operation.
VPP_2V5	Supply	All	N/A	Programming supply voltage. When the iCE65 device is active, VPP_2V5 must be in the valid range between 2.3 V to 3.47 V to release the Power-On Reset circuit, even if the application is not using the NVCM.
VREF	Voltage Reference	3	N/A	Input reference voltage in I/O Bank 3 for the SSTL I/O standard. This pin only appears on the CB284 package and for die-based products.

N/A = Not Applicable

iCE65 Package Footprint Diagram Conventions

Figure 31 illustrates the naming conventions used in the following footprint diagrams. Each PIO pin is associated with an I/O Bank. PIO pins in I/O Bank 3 that support differential inputs are also numbered by differential input pair.

Ball column number Ball row number Single-ended PIO Numbering PIO0 PIO0 Ball number A1 -I/O bank number PIO3/ Differential Input Pair Indicators **Differential Input Pair Numbering** DP07A DP07A -Pair pin polarity PIO3/ Pair number DP07B Differential Pair Dot indicates unconnected pin for iCE65L04 in CB284 package

Figure 31: CB Package Footprint Diagram Conventions

CB81 Chip-Scale Ball-Grid Array

The CB81 package is a full ball grid array with 0.5 mm ball pitch. The iCE65L01 device is available in this package.

Footprint Diagram


Figure 32 shows the iCE65 footprint diagram for the CB81 package.

Figure 31 shows the conventions used in the diagram.

Also see Table 37 for a complete, detailed pinout for the 81-ball BGA package.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

Figure 32: iCE65L01 CB81 Chip-Scale BGA Footprint (Top View)




Ball Function	Ball Number	Pin Type	Bank
PIO3	B1	PIO	3
PIO3	B2	PIO	3
PIO3	В3	PIO	3
PIO3	C1	PIO	3
PIO3	C2	PIO	3
PIO3	C3	PIO	3
GBIN7/PIO3	D1	GBIN	3
PIO3	D2	PIO	3
PIO3	D3	PIO	3
GBIN6/PIO3	E1	GBIN	3
PIO3	E2	PIO	3
PIO3	E3	PIO	3
PIO3	F2	PIO	3
PIO3	F3	PIO	3
PIO3	G1	PIO	3
PIO3	G2	PIO	3
PIO3	H1	PIO	3
PIO3	H2	PIO	3
VCCIO_3	F1	VCCIO	3
PIOS/SPI_SO	H7	SPI	SPI
PIOS/SPI_SI	J7	SPI	SPI
PIOS/SPI_SCK	Ј8	SPI	SPI
PIOS/SPI_SS_B	H8	SPI	SPI
SPI_VCC	H9	SPI	SPI
GND	A1	GND	GND
GND	A9	GND	GND
GND	J9	GND	GND
GND	J1	GND	GND
GND	E4	GND	GND
GND	E5	GND	GND
GND	F4	GND	GND
GND	F5	GND	GND
VCC	A5	VCC	VCC
VCC	J5	VCC	VCC
VPP_2V5	B9	VPP	VPP



Package Mechanical Drawing

Figure 35: QN84 Package Mechanical Drawing



Top Marking Format

Line	Content	Description	
1	Logo	Logo	
2	iCE65L01F	Part number	
	-T	Power/Speed	
3	QN84C	Package type	
3	ENG	Engineering	
4	NXXXXXX	Lot Number	
5	YYWW	Date Code	
6	© cccccc	Country	

Thermal Resistance


Junction-to-Ambient *				
θjĄ (°C/W)				
0 LFM 200 LFM				
45	44			

^{*} With PCB thermal vias

		_		
Pin Function	Pin Number	Туре	Bank	
PIO2	28	PIO	2	
PIO2	29	PIO	2	
PIO2	30	PIO	2	
PIO2	iCE65L01: 34 iCE65L04: 36	PIO	2	
PIO2	37	PIO	2	
PIO2	40	PIO	2	
PIO2/CBSEL0	41	PIO	2	
PIO2/CBSEL1	42	PIO	2	
VCCIO_2	31	VCCIO	2	
VCCIO_2	38	VCCIO	2	
PIO3/DP00A	1	PIO/DPIO	3	
PIO3/DP00B	2	PIO/DPIO	3	
PIO3/DP01A	3	PIO/DPIO	3	
PIO3/DP01B	4	PIO/DPIO	3	
PIO3/DP02A	7	PIO/DPIO	3	
PIO3/DP02B	8	PIO/DPIO	3	
PIO3/DP03A	9	PIO/DPIO	3	
PIO3/DPO3B	10	PIO/DPIO	3	
PIO3/DPO4A	12	PIO/DPIO	3	
GBIN7/PIO3/DP04B	13	GBIN/DPIO	3	
			3	
GBIN6/PIO3/DP05A	15	GBIN/DPIO		
PIO3/DP05B	16	PIO/DPIO	3	
PIO3/DP06A	18	PIO/DPIO	3	
PIO3/DP06B	19	PIO/DPIO	3	
PIO3/DP07A	20	PIO/DPIO	3	
PIO3/DP07B	21	PIO/DPIO	3	
PIO3/DP08A	24	PIO/DPIO	3	
PIO3/DP08B	25	PIO/DPIO	3	
VCCIO_3	6	VCCIO	3	
VCCIO_3	14	VCCIO	3	
VCCIO_3	22	VCCIO	3	
PIOS/SPI_SO	45	SPI	SPI	
PIOS/SPI_SI	46	SPI	SPI	
PIOS/SPI_SCK	48	SPI	SPI	
PIOS/SPI_SS_B	49	SPI	SPI	
SPI_VCC	50	SPI	SPI	
GND	5	GND	GND	
GND	17	GND	GND	
GND	23	GND	GND	
GND	32	GND	GND	
GND	39	GND	GND	
GND	47	GND	GND	
GND	55	GND	GND	
GND	70	GND	GND	
GND	84	GND	GND	
GND	98	GND	GND	
VCC	11	VCC	VCC	
VCC	35	VCC	VCC	
		. 55	. 50	



Ball Function	Ball Number	Pin Type	Bank	
L01/L04: GBIN7/PIO3	G1	GBIN	3	
L08: GBIN7/DP05B				
L01/L04: PIO3/DP05A	G3	DPIO	3	
L08: PIO3/DP05A			_	
L01/L04: PIO3/DP05B L08: PIO3/DP11B	G4	DPIO	3	
L01/L04: PIO3/DP06A	Н3	DPIO	3	
L08: PIO3/DP06B L01/L04: PIO3/DP06B	H4	DPIO	3	
L08: PIO3/DP11A				
PIO3/DP07A	J3	DPIO	3	
PIO3/DP07B	J1	DPIO	3	
PIO3/DP08A	K3	DPIO	3	
PIO3/DP08B	K4	DPIO	3	
PIO3/DP09A	L1	DPIO	3	
PIO3/DP09B	M1	DPIO	3	
PIO3/DP10A	N1	DPIO	3	
PIO3/DP10B	P1	DPIO	3	
VCCIO_3	E3	VCCIO	3	
VCCIO_3	J6	VCCIO	3	
VCCIO_3	K1	VCCIO	3	
PIOS/SPI_SO	M11	SPI	SPI	
PIOS/SPI_SI	P11	SPI	SPI	
PIOS/SPI_SCK	P12	SPI	SPI	
PIOS/SPI_SS_B	P13	SPI	SPI	
SPI_VCC	L11	SPI	SPI	
GND	A9	GND	GND	
GND	F1	GND	GND	
GND	F7	GND	GND	
GND	G7	GND	GND	
GND	G8	GND	GND	
GND	G9	GND	GND	
GND	H6	GND	GND	
GND	H7	GND	GND	
GND	H8	GND	GND	
GND	J8	GND	GND	
GND	J14	GND	GND	
GND	L3	GND	GND	
GND	P6	GND	GND	
VCC	F8	VCC	VCC	
VCC	G6	VCC	VCC	
VCC	H9	VCC VCC	VCC VCC	
VCC VCC	<u>J4</u> J7	VCC	VCC	
VPP_2V5	A14	VPP	VPP	
VPP_FAST	A13	VPP	VPP	



Pinout Table

Table 42 provides a detailed pinout table for the iCE65L04 in the CB196 chip-scale BGA package. Pins are generally arranged by I/O bank, then by ball function. The pinout for the iCE65L08 is different than the iCE64L04 pinout.



Although both the iCE65L04 and iCE65L08 are both available in the CB196 package and *almost* completely pin compatible, there are differences as shown in Table 43.

Table 42: iCE65L04 CB196 Chip-scale BGA Pinout Table

Ball Function	Ball Number	Pin Type	Bank	
GBINO/PIOO	A7	GBIN	0	
GBIN1/PIO0	E7	GBIN	0	
PIO0	A1	PIO	0	
PIO0	A2	PIO	0	
PIO0	A3	PIO	0	
PIO0	A4	PIO	0	



	Ball Number	Pin Type	a by Davica		
	iCE65L04	Pin Type by Device			CB132 Ball
Ball Function	iCE65L08	iCE65L04	iCE65L08	Bank	Equivalent
PIO1	L15	PIO	PIO	1	G11
PIO1	L16	PIO	PIO	1	G12
PIO1 (●)	L22	N.C.	PIO	1	— —
PIO1	M15	PIO	PIO	1	H11
PIO1	M16	PIO	PIO	1	H12
PIO1	M20	PIO	PIO	1	_
PIO1 (●)	M22	N.C.	PIO	1	_
PIO1	N15	PIO	PIO	1	J11
PIO1	N16	PIO	PIO	1	J12
PIO1	N22	PIO	PIO	1	_
PIO1	P15	PIO	PIO	1	K11
PIO1	P16	PIO	PIO	1	K12
PIO1	P18	PIO	PIO	1	K14
PIO1	P20	PIO	PIO	1	_
PIO1	P22	PIO	PIO	1	_
PIO1	R18	PIO	PIO	1	L14
PIO1	R20	PIO	PIO	1	_
PIO1	R22	PIO	PIO	1	_
PIO1	T20	PIO	PIO	1	_
PIO1	T22	PIO	PIO	1	_
PIO1	U20	PIO	PIO	1	_
PIO1 (●)	U22	N.C.	PIO	1	_
PIO1	V20	PIO	PIO	1	_
PIO1 (●)	V22	N.C.	PIO	1	_
PIO1	W20	PIO	PIO	1	_
PIO1 (●)	W22	N.C.	PIO	1	_
PIO1 (●)	Y22	N.C.	PIO	1	_
TCK	R16	JTAG	JTAG	1	L12
TDI	T16	JTAG	JTAG	1	M12
TDO	U18	JTAG	JTAG	1	N14
TMS	V18	JTAG	JTAG	1	P14
TRST_B	T18	JTAG	JTAG	1	M14
VCCIO_1 VCCIO_1	H22 J20	VCCIO VCCIO	VCCIO VCCIO	1	_
VCCIO_1	K13	VCCIO	VCCIO	1	— F9
VCCIO_1	M18	VCCIO	VCCIO	1	H14
CDONE	T14	CONFIG	CONFIG	2	M10
CRESET_B	R14	CONFIG	CONFIG	2	L10
GBIN4/PIO2 GBIN5/PIO2	V12 V11	GBIN GBIN	GBIN GBIN	2	P7 P8
PIO2	R8	PIO	PIO	2	P8 L4
PIO2 PIO2	R9	PIO	PIO	2	L5
PIO2	R10	PIO	PIO	2	L6
PIO2	R11	PIO	PIO	2	L7
PIO2	R12	PIO	PIO	2	L8
PIO2	T7	PIO	PIO	2	M3
PIO2	T8	PIO	PIO	2	M4
PIO2	T10	PIO	PIO	2	M6
PIO2	T11	PIO	PIO	2	M7
PIO2	T12	PIO	PIO	2	M8



	Dell Noveless	Die Tee			
	Ball Number iCE65L04	Pin Type	e by Device		CD122 D-II
Ball Function	iCE65L04	iCE65L04	iCE65L08	Bank	CB132 Ball Equivalent
PIO3/DP03A	H5	DPIO	DPIO	3	D1
PIO3/DPO3A PIO3/DPO3B	J5	DPIO	DPIO	3	E1
PIO3/DPO3B	K8	DPIO	DPIO	3	F4
PIO3/DP04A PIO3/DP04B	K7	DPIO	DPIO	3	F3
PIO3/DP05A	E3	DPIO	DPIO		1.3
PIO3/DP05A PIO3/DP05B	F3	DPIO	DPIO	3	_
PIO3/DP06A	G3	DPIO	DPIO		
PIO3/DP06A PIO3/DP06B	H3	DPIO	DPIO	3	
PIO3/DP07A (●)	B1	N.C.	DPIO	3	
PIO3/DP07B (●)	C1	N.C.	DPIO	3	
	D1	N.C.	DPIO	3	
PIO3/DP08A (●) PIO3/DP08B (●)	E1	N.C.	DPIO	3	_
				•	
PIO3/DP09A PIO3/DP09B	H1 J1	DPIO DPIO	DPIO DPIO	3	
					_
PIO3/DP10A PIO3/DP10B	K1 L1	DPIO DPIO	DPIO DPIO	3	
					_
PIO3/DP11A	L3 L5	DPIO	DPIO	3	— C1
GBIN7/PIO3/DP11B		GBIN	GBIN		G1
PIO3/DP12A (●)	T1 U1	N.C.	DPIO	3	_
PIO3/DP12B (●)		N.C.	DPIO		_
PIO3/DP13A (●)	W1	N.C.	DPIO	3	_
PIO3/DP13B (●)	Y1	N.C.	DPIO	3	_
PIO3/DP14A (●)	AA1	N.C.	DPIO	3	_
PIO3/DP14B (●)	AB1	N.C.	DPIO	3	-
GBIN6/PIO3/DP15A	M5	GBIN	GBIN	3	H1
PIO3/DP15B	M3	DPIO	DPIO	3	_
PIO3/DP16A	N3	DPIO	DPIO	3	_
PIO3/DP16B	P3	DPIO	DPIO	3	
PIO3/DP17A	U3	DPIO	DPIO	3	_
PIO3/DP17B	V3	DPIO	DPIO	3	
PIO3/DP18A	W3	DPIO	DPIO	3	_
PIO3/DP18B	Y3	DPIO	DPIO	3	-
PIO3/DP19A	L7	DPIO	DPIO	3	G3
PIO3/DP19B	L8	DPIO	DPIO	3	G4
PIO3/DP20A	M7	DPIO	DPIO	3	H3
PIO3/DP20B	M8	DPIO	DPIO	3	H4
PIO3/DP21A	N7	DPIO	DPIO	3	J3
PIO3/DP21B	N5	DPIO	DPIO	3	J1
PIO3/DP22A	P7	DPIO	DPIO	3	K3
PIO3/DP22B	P8	DPIO	DPIO	3	K4
PIO3/DP23A	R5 T5	DPIO DPIO	DPIO DPIO	3	L1 M1
PIO3/DP23B					
PIO3/DP24A PIO3/DP24B	U5 V5	DPIO DPIO	DPIO DPIO	3	N1 P1
			_	3	71
VCCIO_3	F1 P1	VCCIO	VCCIO VCCIO	3	_
VCCIO_3	L1	VCCIO	ACCIO	3	

Die Cross Reference

The tables in this section list all the pads on a specific die type and provide a cross reference on how a specific pad connects to a ball or pin in each of the available package offerings. Similarly, the tables provide the pad coordinates for the die-based version of the product (DiePlus). These tables also provide a way to prototype with one package option and then later move to a different package or die.

As described in "Input and Output Register Control per PIO Pair" on page 16, PIO pairs share register control inputs. Similarly, as described in "Differential Inputs and Outputs" on page 12, a PIO pair can form a differential input or output. PIO pairs in I/O Bank 3 are optionally differential inputs or differential outputs. PIO pairs in all other I/O Banks are optionally differential outputs. In the tables, differential pairs are surrounded by a heavy blue box.

iCE65L04

Table 45 lists all the pads on the iCE65L04 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65L04 DiePlus product, please refer to the following data sheet.

DiePlus Advantage FPGA Known Good Die

Table 45: iCE65L04 Die Cross Reference

rable 45. Ice of the cross Reference							
iCE65L04		DiePlus					
Pad Name	VQ100	CB132	CB196	CB284	Pad	Χ (μm)	Υ (μm)
PIO3_00/DP00A	1	B1	C1	F5	1	129.40	2,687.75
PIO3_01/DP00B	2	C1	B1	G5	2	231.40	2,642.74
PIO3_02/DP01A	3	C3	D3	G7	3	129.40	2,597.75
PIO3_03/DP01B	4	D3	C3	H7	4	231.40	2,552.74
GND	5	F1	F1	K5	5	129.40	2,507.75
GND	_	_	_	_	6	231.40	2,462.74
VCCIO_3	6	E3	E3	J7	7	129.40	2,417.75
VCCIO_3	_	_	_	_	8	231.40	2,372.74
PIO3_04/DP02A	7	D4	D1	H8	9	129.40	2,327.75
PIO3_05/DP02B	8	E4	D2	J8	10	231.40	2,292.74
PIO3_06/DP03A	_	D1	E1	H5	11	129.40	2,257.75
PIO3_07/DP03B	_	E1	E2	J5	12	231.40	2,222.74
VCC	_	_	H9	D3	13	129.40	2,187.75
PIO3_08/DP04A	9	F4	D4	K8	14	231.40	2,152.74
PIO3_09/DP04B	10	F3	E4	K7	15	129.40	2,117.75
PIO3_10/DP05A	_	_	F3	E3	16	231.40	2,082.74
PIO3_11/DP05B	_	_	F4	F3	17	129.40	2,047.75
GND	_	H6	A9	M10	18	231.40	2,012.74
PIO3_12/DP06A	_	_	F5	G3	19	129.40	1,977.75
PIO3_13/DP06B	_	_	E5	Н3	20	231.40	1,942.74
GND	_	_	A9	J3	21	129.40	1,907.75
GND	_	_	_	_	22	231.40	1,872.74
PIO3_14/DP07A	_	_	_	H1	23	129.40	1,837.75
PIO3_15/DP07B	_	_	_	J1	24	231.40	1,802.74
VCCIO_3	_	_	K1	К3	25	129.40	1,767.75
VCC	11	G6	G6	L10	26	231.40	1,732.74
PIO3_16/DP08A	_	_	_	K1	27	129.40	1,697.75
PIO3_17/DP08B	_	_	_	L1	28	231.40	1,662.74