



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                         |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                                |
| Number of LABs/CLBs            | 160                                                                                                                                                                     |
| Number of Logic Elements/Cells | 1280                                                                                                                                                                    |
| Total RAM Bits                 | 65536                                                                                                                                                                   |
| Number of I/O                  | 92                                                                                                                                                                      |
| Number of Gates                | -                                                                                                                                                                       |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                                           |
| Mounting Type                  | Surface Mount                                                                                                                                                           |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                                                       |
| Package / Case                 | 121-VFBGA, CSBGA                                                                                                                                                        |
| Supplier Device Package        | 121-CSPBGA (6x6)                                                                                                                                                        |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-tcb121i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-tcb121i</a> |


**Figure 8: Differential Inputs in iCE65L04 and iCE65L08 I/O Bank 3**



### Differential Outputs in Any Bank

Differential outputs are built using a pair of single-ended PIO pins as shown in Figure 9. Each differential I/O pair requires a three-resistor termination network to adjust output characteristic to match those for the specific differential I/O standard. The output characteristics depend on the values of the parallel resistors ( $R_P$ ) and series resistor ( $R_S$ ). Differential outputs must be located in the same I/O tile.

**Figure 9: Differential Output Pair**



For electrical characteristics, see “Differential Outputs” on page 100.

The PIO pins that make up a differential output pair are indicated with a blue bounding box in the in the tables in “Die Cross Reference” starting on page 84.

## Global Routing Resources

### Global Buffers

Each iCE65 component has eight global buffer routing connections, illustrated in Figure 14. There are eight high-drive buffers, connected to the eight low-skew, global lines. These lines are designed primarily for clock distribution but are also useful for other high-fanout signals such as set/reset and enable signals. The global buffers originate either from the Global Buffer Inputs (GBINx) or from programmable interconnect. The associated GBINx pin represents the best pin to drive a global buffer from an external source. However, the application with an iCE65 FPGA can also drive a global buffer via any other PIO pin or from internal logic using the programmable interconnect.

If not used in an application, individual global buffers are turned off to save power.

**Figure 14: High-drive, Low-skew, High-fanout Global Buffer Routing Resources**




Table 11 lists the connections between a specific global buffer and the inputs on a Programmable Logic Block (PLB). All global buffers optionally connect to all clock inputs. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input.

**Table 11: Global Buffer (GBUF) Connections to Programmable Logic Block (PLB)**

| Global Buffer | LUT Inputs                      | Clock | Clock Enable | Reset |
|---------------|---------------------------------|-------|--------------|-------|
| <b>GBUF0</b>  | Yes, any 4 of 8<br>GBUF buffers | Yes   | Yes          | No    |
| <b>GBUF1</b>  |                                 | Yes   | No           | Yes   |
| <b>GBUF2</b>  |                                 | Yes   | Yes          | No    |
| <b>GBUF3</b>  |                                 | Yes   | No           | Yes   |
| <b>GBUF4</b>  |                                 | Yes   | Yes          | No    |
| <b>GBUF5</b>  |                                 | Yes   | No           | Yes   |
| <b>GBUF6</b>  |                                 | Yes   | Yes          | No    |
| <b>GBUF7</b>  |                                 | Yes   | No           | Yes   |

- Register file and scratchpad RAM
- First-In, First-Out (FIFO) memory for data buffering applications
- Circuit buffer
- A 256-deep by 16-wide ROM with registered outputs, contents loaded during configuration
  - ◆ Sixteen different 8-input look-up tables
  - ◆ Function or waveform tables such as sine, cosine, etc.
  - ◆ Correlators or pattern matching operations
- Counters, sequencers

As pictured in [Figure 17](#), a RAM4K block has separate write and read ports, each with independent control signals. [Table 17](#) lists the signals for both ports. Additionally, the write port has an active-Low bit-line write-enable control; optionally mask write operations on individual bits. By default, input and output data is 16 bits wide, although the data width is configurable using programmable logic and, if needed, multiple RAM4K blocks.

The WCLK and RCLK inputs optionally connect to one of the following clock sources.

- ◆ The output from any one of the eight [Global Buffers](#), or
- ◆ A connection from the general-purpose interconnect fabric

The data contents of the RAM4K block are optionally pre-loaded during iCE65 device configuration. If the RAM4K blocks are not pre-loaded during configuration, then the resulting configuration bitstream image is smaller. However, if an uninitialized RAM4K block is used in the application, then the application must initialize the RAM contents to guarantee the data value.

See [Table 56](#) for detailed timing information.

## Signals

[Table 17](#) lists the signal names, direction, and function of each connection to the RAM4K block. See also [Figure 17](#).


**Table 17: RAM4K Block RAM Signals**

| Signal Name | Direction | Description                                                                                 |
|-------------|-----------|---------------------------------------------------------------------------------------------|
| WDATA[15:0] | Input     | Write Data input.                                                                           |
| MASK[15:0]  | Input     | Masks write operations for individual data bit-lines.<br>0 = Write bit; 1 = Don't write bit |
| WADDR[7:0]  | Input     | Write Address input. Selects one of 256 possible RAM locations.                             |
| WE          | Input     | Write Enable input.                                                                         |
| WCLKE       | Input     | Write Clock Enable input.                                                                   |
| WCLK        | Input     | Write Clock input. Default rising-edge, but with falling-edge option.                       |
| RDATA[15:0] | Output    | Read Data output.                                                                           |
| RADDR[7:0]  | Input     | Read Address input. Selects one of 256 possible RAM locations.                              |
| RE          | Input     | Read Enable input.                                                                          |
| RCLKE       | Input     | Read Clock Enable input.                                                                    |
| RCLK        | Input     | Read Clock input. Default rising-edge, but with falling-edge option.                        |

## Write Operations

[Figure 18](#) shows the logic involved in writing a data bit to a RAM location. [Table 18](#) describes various write operations for a RAM4K block. By default, all RAM4K write operations are synchronized to the rising edge of WCLK although the clock is invertible as shown in [Figure 18](#).

**Figure 22: iCE65 Internal Reset Circuitry**



### Power-On Reset (POR)

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI\_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. Table 24 shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCN) requires that the VPP\_2V5 supply be connected, even if the application does not use the NVCN.

**Table 24: Power-on Reset (POR) Voltage Resources**

| Supply Rail    | iCE65 Production Devices |
|----------------|--------------------------|
| <b>VCC</b>     | Yes                      |
| <b>SPI_VCC</b> | Yes                      |
| <b>VCCIO_1</b> | No                       |
| <b>VCCIO_2</b> | Yes                      |
| <b>VPP_2V5</b> | Yes                      |

### CRESET\_B Pin

The CRESET\_B pin resets the iCE65 internal logic when Low.

### JTAG Interface

Specific command sequences also reset the iCE65 internal logic.

### SPI Master Configuration Interface

All iCE65 devices, including those with NVCN, can be configured from an external, commodity SPI serial Flash PROM, as shown in Figure 23. The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC\_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.

**Table 28: ColdBoot Select Ball/Pin Numbers by Package**

| ColdBoot Select    | CB81 | QN84 | VQ100 | CB132 | CB196 | CB284 |
|--------------------|------|------|-------|-------|-------|-------|
| <b>PIO2/CBSEL0</b> | G5   | B15  | 41    | L9    | L9    | R13   |
| <b>PIO2/CBSEL1</b> | H5   | A20  | 42    | P10   | P10   | V14   |

When creating the initial configuration image, the Lattice development software loads the start address for up to four configuration images in the bitstream. The value on the CBSEL[1:0] pins tell the configuration controller to read a specific start address, then to load the configuration image stored at the selected address. The multiple bitstreams are stored either in the SPI Flash or in the internal NVMCM.

After configuration, the CBSEL[1:0] pins become normal PIO pins available to the application.

The Cold Boot feature allows the iCE65 to be reprogrammed for special application requirements such as the following.

- A normal operating mode and a self-test or diagnostics mode.
- Different applications based on switch settings.
- Different applications based on a card-slot ID number.

## Warm Boot Configuration Option

The Warm Boot configuration is similar to the Cold Boot feature, but is completely under the control of the FPGA application.

A special design primitive, SB\_WARMBOOT, allows an FPGA application to choose between four configuration images using two internal signal ports, S1 and S0, as shown in [Figure 27](#). These internal signal ports connect to programmable interconnect, which in turn can connect to PLB logic and/or PIO pins.

After selecting the desired configuration image, the application then asserts the internal signal BOOT port High to force the FPGA to restart the configuration process from the specified vector address stored in PROM.



A Warm Boot application can only jump to another configuration image that DOES NOT have Warm Boot enabled. There is no such restriction for Cold Boot applications.

## Time-Out and Retry

When configuring from external SPI Flash, the iCE65 device looks for a synchronization word. If the device does not find a synchronization word within its timeout period, the device automatically attempts to restart the configuration process from the very beginning. This feature is designed to address any potential power-sequencing issues that may occur between the iCE65 device and the external PROM.

The iCE65 device attempts to reconfigure six times. If not successful after six attempts, the iCE65 FPGA automatically goes into low-power mode.

## SPI Peripheral Configuration Interface

Using the SPI peripheral configuration interface, an application processor (AP) serially writes a configuration image to an iCE65 FPGA using the iCE65's SPI interface, as shown in [Figure 23](#). The iCE65's SPI configuration interface is a separate, independent I/O bank, powered by the VCC\_SPI supply input. Typically, VCC\_SPI is the same voltage as the application processor's I/O. The configuration control signals, CDONE and CRESET\_B, are supplied by the separate I/O Bank 2 voltage input, VCCIO\_2.

This same SPI peripheral interface supports programming for the iCE65's Nonvolatile Configuration Memory (NVMCM).

Table 31 describes how to maintain voltage compatibility for two interface scenarios. The easiest interface is when the Application Processor's (AP) I/O supply rail and the iCE65's SPI and VCCIO\_2 bank supply rails all connect to the same voltage. The second scenario is when the AP's I/O supply voltage is greater than the iCE65's VCCIO\_2 supply voltage.

**Table 31: CRESET\_B and CDONE Voltage Compatibility**

| Condition                                              | CRESET_B |                            |                                     | CDONE Pull-up | Requirement                                                                                                                                                                                                                                                                                    |
|--------------------------------------------------------|----------|----------------------------|-------------------------------------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                        | Direct   | Open-Drain                 | Pull-up                             |               |                                                                                                                                                                                                                                                                                                |
| <b>VCCIO_AP = VCC_SPI</b><br><b>VCCIO_AP = VCCIO_2</b> | OK       | OK with pull-up            | Required if using open-drain output | Recommended   | AP can directly drive CRESET_B High and Low although an open-drain output recommended is if multiple devices control CRESET_B. If using an open-drain driver, the CRESET_B input must include a 10 kΩ pull-up resistor to VCCIO_2. The 10 kΩ pull-up resistor to AP_VCCIO is also recommended. |
| <b>AP_VCCIO &gt; VCCIO_2</b>                           | N/A      | Required, requires pull-up | Required                            | Required      | The AP must control CRESET_B with an open-drain output, which requires a 10 kΩ pull-up resistor to VCCIO_2. The 10 kΩ pull-up resistor to AP_VCCIO is required.                                                                                                                                |

## JTAG Boundary Scan Port

### Overview

Each iCE65 device includes an IEEE 1149.1-compatible JTAG boundary-scan port. The port supports printed-circuit board (PCB) testing and debugging. It also provides an alternate means to configure the iCE65 device.

### Signal Connections

The JTAG port connections are listed in Table 32.

**Table 32: iCE65 JTAG Boundary Scan Signals**

| Signal Name | Direction | Description                                                                                                  |
|-------------|-----------|--------------------------------------------------------------------------------------------------------------|
| TDI         | Input     | Test Data Input. Must be tied off to GND when unused. (no pull-up resistor)*                                 |
| TMS         | Input     | Test Mode Select. Must be tied off to GND when unused. (no pull-up resistor)*                                |
| TCK         | Input     | Test Clock. Must be tied off to GND when unused. (no pull-up resistor)*                                      |
| TDO         | Output    | Test Data Output.                                                                                            |
| TRST_B      | Input     | Test Reset, active Low. Must be Low during normal device operation. Must be High to enable JTAG operations.* |

\* Must be tied off to GND or VCCIO\_1, else VCCIO\_1 draws current.

Table 33 lists the ball/pin numbers for the JTAG interface by package code. The JTAG interface is available in select package types. The JTAG port is located in I/O Bank 1 along the right edge of the iCE65 device and powered by the VCCIO\_1 supply inputs. Consequently, the JTAG interface uses the associated I/O standards for I/O Bank 1.

**Table 33: JTAG Interface Ball/Pin Numbers by Package**

| JTAG Interface | VQ100 | CB132 | CB196 | CB284 |
|----------------|-------|-------|-------|-------|
| <b>TDI</b>     | N/A   | M12   | M12   | T16   |
| <b>TMS</b>     |       | P14   | P14   | V18   |
| <b>TCK</b>     |       | L12   | L12   | R16   |
| <b>TDO</b>     |       | N14   | N14   | U18   |
| <b>TRST_B</b>  |       | M14   | M14   | T18   |

## iCE65 Pin Descriptions

Table 36 lists the various iCE65 pins, alphabetically by name. The table indicates the directionality of the signal and the associated I/O bank. The table also indicates if the signal has an internal pull-up resistor enabled during configuration. Finally, the table describes the function of the pin.

**Table 36: iCE65 Pin Description**

| Signal Name                      | Direction | I/O Bank | Pull-up during Config | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|----------------------------------|-----------|----------|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>CDONE</b>                     | Output    | 2        | Yes                   | Configuration Done. Dedicated output. Includes a permanent weak pull-up resistor to <a href="#">VCCIO_2</a> . If driving external devices with CDONE output, connect a 10 kΩ pull-up resistor to <a href="#">VCCIO_2</a> .                                                                                                                                                                                                                                                                     |
| <b>CRESET_B</b>                  | Input     | 2        | No                    | Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 kΩ pull-up resistor to <a href="#">VCCIO_2</a> .                                                                                                                                                                                                                                                                                                              |
| <b>GBIN0/PIO0<br/>GBIN1/PIO0</b> | Input/IO  | 0        | Yes                   | Global buffer input from I/O Bank 0. Optionally, a full-featured PIO pin.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| <b>GBIN2/PIO1<br/>GBIN3/PIO1</b> | Input/IO  | 1        | Yes                   | Global buffer input from I/O Bank 1. Optionally, a full-featured PIO pin.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| <b>GBIN4/PIO2<br/>GBIN5/PIO2</b> | Input/IO  | 2        | Yes                   | Global buffer input from I/O Bank 2. Optionally, a full-featured PIO pin.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| <b>GBIN6/PIO3</b>                | Input/IO  | 3        | No                    | Global buffer input from I/O Bank 3. Optionally, a full-featured PIO pin.                                                                                                                                                                                                                                                                                                                                                                                                                      |
| <b>GBIN7/PIO3</b>                | Input/IO  | 3        | No                    | Global buffer input from I/O Bank 3. Optionally, a full-featured PIO pin. Optionally, a differential clock input using the associated differential input pin.                                                                                                                                                                                                                                                                                                                                  |
| <b>GND</b>                       | Supply    | All      | N/A                   | Ground. All must be connected.                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| <b>PIOx_yy</b>                   | I/O       | 0,1,2    | Yes                   | Programmable I/O pin defined by the iCE65 configuration bitstream. The 'x' number specifies the I/O bank number in which the I/O pin resides. The 'yy' number specifies the I/O number in that bank.                                                                                                                                                                                                                                                                                           |
| <b>PIO2/CBSEL0</b>               | Input/IO  | 2        | Yes                   | Optional ColdBoot configuration SElect input, if ColdBoot mode is enabled. A full-featured PIO pin after configuration.                                                                                                                                                                                                                                                                                                                                                                        |
| <b>PIO2/CBSEL1</b>               | Input/IO  | 2        | Yes                   | Optional ColdBoot configuration SElect input, if ColdBoot mode is enabled. A full-featured PIO pin after configuration.                                                                                                                                                                                                                                                                                                                                                                        |
| <b>PIO3_yy/<br/>DPwwz</b>        | I/O       | 3        | No                    | Programmable I/O pin that is also half of a differential I/O pair. Only available in I/O Bank 3. The 'yy' number specifies the I/O number in that bank. The 'ww' number indicates the differential I/O pair. The 'z' indicates the polarity of the pin in the differential pair. 'A'=negative input. 'B'=positive input.                                                                                                                                                                       |
| <b>PIOS/SPI_SO</b>               | I/O       | SPI      | Yes                   | SPI Serial Output. A full-featured PIO pin after configuration.                                                                                                                                                                                                                                                                                                                                                                                                                                |
| <b>PIOS /SPI_SI</b>              | I/O       | SPI      | Yes                   | SPI Serial Input. A full-featured PIO pin after configuration.                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| <b>PIOS /<br/>SPI_SS_B</b>       | I/O       | SPI      | Yes                   | SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to SPI_VCC during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE65 device, as shown in <a href="#">Figure 20</a> . An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in SPI Flash configuration mode. A full-featured PIO pin after configuration. |
| <b>PIOS/<br/>SPI_SCK</b>         | I/O       | SPI      | Yes                   | SPI Slave Clock. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in SPI Flash configuration mode. A full-featured PIO pin after configuration.                                                                                                                                                                                                                                                                                                             |
| <b>TDI</b>                       | Input     | 1        | No                    | JTAG Test Data Input. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> . Tie off to GND when unused.                                                                                                                                                                                                                                                                                                                                                        |

## QN84 Quad Flat Pack No-Lead

The QN84 is a Quad Flat Pack No-Lead package with a 0.5 mm pad pitch.


### ***Footprint Diagram***

Figure 34 shows the iCE65 footprint diagram for the QN84 package.

Also see [Table 38](#) for a complete, detailed pinout for the QN84 package.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 34: iCE65 QN84 Quad Flat Pack No-Lead Footprint (Top View)**




# iCE65 Ultra Low-Power mobileFPGA™ Family

| Ball Function | Ball Number | Pin Type | Bank |
|---------------|-------------|----------|------|
| PIO0          | A5          | PIO      | 0    |
| PIO0          | A6          | PIO      | 0    |
| PIO0          | A8          | PIO      | 0    |
| PIO0          | A10         | PIO      | 0    |
| PIO0          | B3          | PIO      | 0    |
| PIO0          | B4          | PIO      | 0    |
| PIO0          | B5          | PIO      | 0    |
| PIO0          | B8          | PIO      | 0    |
| PIO0          | B9          | PIO      | 0    |
| PIO0          | C5          | PIO      | 0    |
| PIO0          | C7          | PIO      | 0    |
| PIO0          | C8          | PIO      | 0    |
| PIO0          | C9          | PIO      | 0    |
| PIO0          | D5          | PIO      | 0    |
| PIO0          | D7          | PIO      | 0    |
| PIO0          | E5          | PIO      | 0    |
| PIO0          | E6          | PIO      | 0    |
| PIO0          | E7          | PIO      | 0    |
| PIO0          | F7          | PIO      | 0    |
| VCCIO_0       | B7          | VCCIO    | 0    |
| GBIN2/PIO1    | F9          | GBIN     | 1    |
| GBIN3/PIO1    | F8          | GBIN     | 1    |
| PIO1          | A11         | PIO      | 1    |
| PIO1          | B11         | PIO      | 1    |
| PIO1          | C11         | PIO      | 1    |
| PIO1          | D8          | PIO      | 1    |
| PIO1          | D9          | PIO      | 1    |
| PIO1          | D10         | PIO      | 1    |
| PIO1          | D11         | PIO      | 1    |
| PIO1          | E8          | PIO      | 1    |
| PIO1          | E9          | PIO      | 1    |
| PIO1          | E11         | PIO      | 1    |
| PIO1          | F10         | PIO      | 1    |
| PIO1          | G7          | PIO      | 1    |
| PIO1          | G8          | PIO      | 1    |
| PIO1          | G9          | PIO      | 1    |
| PIO1          | G10         | PIO      | 1    |
| PIO1          | H7          | PIO      | 1    |
| PIO1          | H8          | PIO      | 1    |
| PIO1          | H9          | PIO      | 1    |
| PIO1          | H10         | PIO      | 1    |
| VCCIO_1       | E10         | VCCIO    | 1    |
| CDONE         | J7          | CONFIG   | 2    |
| CRESET_B      | K7          | CONFIG   | 2    |
| GBIN4/PIO2    | L8          | GBIN     | 2    |
| GBIN5/PIO2    | L9          | GBIN     | 2    |
| PIO2          | H4          | PIO      | 2    |
| PIO2          | H5          | PIO      | 2    |
| PIO2          | H11         | PIO      | 2    |
| PIO2          | J4          | PIO      | 2    |
| PIO2          | J5          | PIO      | 2    |

## Package Mechanical Drawing

**Figure 40: CB121 Package Mechanical Drawing**

**CB121:** 6 x 6 mm, 121-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array



| Description                | Symbol | Min. | Nominal | Max. | Units   |
|----------------------------|--------|------|---------|------|---------|
| Number of Ball Columns     | X      |      | 11      |      | Columns |
| Number of Ball Rows        | Y      |      | 11      |      | Rows    |
| Number of Signal Balls     | n      |      | 121     |      | Balls   |
| Body Size                  | X      | E    | 5.90    | 6.00 | mm      |
|                            | Y      | D    | 5.90    | 6.00 |         |
| Ball Pitch                 | e      | —    | 0.50    | —    |         |
| Ball Diameter              | b      | 0.2  | —       | 0.3  |         |
| Edge Ball Center to Center | X      | E1   | —       | 5.00 |         |
|                            | Y      | D1   | —       | 5.00 |         |
| Package Height             | A      | —    | —       | 1.00 |         |
| Stand Off                  | A1     | 0.12 | —       | 0.20 |         |


### Top Marking Format

| Line | Content   | Description  |
|------|-----------|--------------|
| 1    | Logo      | Logo         |
| 2    | iCE65L01F | Part number  |
|      | -T        | Power/Speed  |
| 3    | CB121I    | Package type |
|      | ENG       | Engineering  |
| 4    | NXXXX     | Lot Number   |
| 5    | YYWW      | Date Code    |
| 6    | © CCCCC   | Country      |

### Thermal Resistance

| Junction-to-Ambient<br>$\theta_{JA}$ ( $^{\circ}\text{C}/\text{W}$ ) |         |
|----------------------------------------------------------------------|---------|
| 0 LFM                                                                | 200 LFM |
| 64                                                                   | 55      |

**Figure 42: iCE65L04 CB132 Chip-Scale BGA Footprint (Top View)**



## CB196 Chip-Scale Ball-Grid Array

The CB196 package is a chip-scale, fully-populated, ball-grid array with 0.5 mm ball pitch.

### Footprint Diagram


Figure 45 shows the iCE65L04 chip-scale BGA footprint for the 8 x 8 mm CB196 package. The footprint for the iCE65L08 is different than the iCE64L04 footprint, as shown in Figure 46. The pinout differences are highlighted by warning diamonds (◆) in the footprint diagrams and summarized in Table 43.



Although both the iCE65L04 and iCE65L08 are both available in the CB196 package and *almost* completely pin compatible, there are differences as shown in Table 43.

Figure 31 shows the conventions used in the diagram. Also see Table 42 for a complete, detailed pinout for the 196-ball chip-scale BGA packages. The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 45: iCE65L04 CB196 Chip-Scale BGA Footprint (Top View)**




| Ball Function               | Ball Number                                              | Pin Type | Bank |
|-----------------------------|----------------------------------------------------------|----------|------|
| <b>PIO2 (◆)</b>             | <b><i>ICE65L04:</i> N8</b><br><b><i>ICE65L08:</i> L7</b> | PIO      | 2    |
| <b>PIO2</b>                 | N9                                                       | PIO      | 2    |
| <b>PIO2</b>                 | N11                                                      | PIO      | 2    |
| <b>PIO2</b>                 | N12                                                      | PIO      | 2    |
| <b>PIO2</b>                 | N13                                                      | PIO      | 2    |
| <b>PIO2</b>                 | P1                                                       | PIO      | 2    |
| <b>PIO2</b>                 | P2                                                       | PIO      | 2    |
| <b>PIO2</b>                 | P3                                                       | PIO      | 2    |
| <b>PIO2</b>                 | P4                                                       | PIO      | 2    |
| <b>PIO2</b>                 | P7                                                       | PIO      | 2    |
| <b>PIO2</b>                 | P8                                                       | PIO      | 2    |
| <b>PIO2</b>                 | P9                                                       | PIO      | 2    |
| <b>PIO2/CBSEL0</b>          | L9                                                       | PIO      | 2    |
| <b>PIO2/CBSEL1</b>          | P10                                                      | PIO      | 2    |
| <b>VCCIO_2</b>              | J9                                                       | VCCIO    | 2    |
| <b>VCCIO_2</b>              | M5                                                       | VCCIO    | 2    |
| <b>VCCIO_2</b>              | N10                                                      | VCCIO    | 2    |
| <b>PIO3/DP00A</b>           | C1                                                       | DPIO     | 3    |
| <b>PIO3/DP00B</b>           | B1                                                       | DPIO     | 3    |
| <b>PIO3/DP01A</b>           | D3                                                       | DPIO     | 3    |
| <b>PIO3/DP01B</b>           | C3                                                       | DPIO     | 3    |
| <b>PIO3/DP02A</b>           | D1                                                       | DPIO     | 3    |
| <b>PIO3/DP02B</b>           | D2                                                       | DPIO     | 3    |
| <b>PIO3/DP03A (◆)</b>       | <b><i>ICE65L04:</i> E1</b><br><b><i>ICE65L08:</i> E2</b> | DPIO     | 3    |
| <b>PIO3/DP03B (◆)</b>       | <b><i>ICE65L04:</i> E2</b><br><b><i>ICE65L04:</i> E1</b> | DPIO     | 3    |
| <b>PIO3/DP04A</b>           | D4                                                       | DPIO     | 3    |
| <b>PIO3/DP04B</b>           | E4                                                       | DPIO     | 3    |
| <b>PIO3/DP05A (◆)</b>       | <b><i>ICE65L04:</i> F3</b><br><b><i>ICE65L08:</i> F4</b> | DPIO     | 3    |
| <b>PIO3/DP05B (◆)</b>       | <b><i>ICE65L04:</i> F4</b><br><b><i>ICE65L08:</i> F3</b> | DPIO     | 3    |
| <b>PIO3/DP06A</b>           | F5                                                       | DPIO     | 3    |
| <b>PIO3/DP06B</b>           | E5                                                       | DPIO     | 3    |
| <b>PIO3/DP07A (◆)</b>       | <b><i>ICE65L04:</i> G2</b><br><b><i>ICE65L08:</i> H4</b> | DPIO     | 3    |
| <b>GBIN7/PIO3/DP07B (◆)</b> | <b><i>ICE65L04:</i> G1</b><br><b><i>ICE65L08:</i> H3</b> | GBIN     | 3    |
| <b>GBIN6/PIO3/DP08A</b>     | H1                                                       | GBIN     | 3    |
| <b>PIO3/DP08B</b>           | H2                                                       | DPIO     | 3    |
| <b>PIO3/DP09A</b>           | G3                                                       | DPIO     | 3    |
| <b>PIO3/DP09B</b>           | G4                                                       | DPIO     | 3    |
| <b>PIO3/DP10A</b>           | J1                                                       | DPIO     | 3    |
| <b>PIO3/DP10B</b>           | J2                                                       | DPIO     | 3    |
| <b>PIO3/DP11A (◆)</b>       | <b><i>ICE65L04:</i> H4</b><br><b><i>ICE65L08:</i> G1</b> | DPIO     | 3    |
| <b>PIO3/DP11B (◆)</b>       | <b><i>ICE65L04:</i> H3</b><br><b><i>ICE65L08:</i> G2</b> | DPIO     | 3    |
| <b>PIO3/DP12A</b>           | K2                                                       | DPIO     | 3    |
| <b>PIO3/DP12B</b>           | J3                                                       | DPIO     | 3    |

# iCE65 Ultra Low-Power mobileFPGA™ Family

| Ball Function         | Ball Number                                  | Pin Type | Bank |
|-----------------------|----------------------------------------------|----------|------|
| <b>PIO3/DP13A</b>     | H5                                           | DPIO     | 3    |
| <b>PIO3/DP13B</b>     | G5                                           | DPIO     | 3    |
| <b>PIO3/DP14A</b>     | L1                                           | DPIO     | 3    |
| <b>PIO3/DP14B</b>     | L2                                           | DPIO     | 3    |
| <b>PIO3/DP15A</b>     | M1                                           | DPIO     | 3    |
| <b>PIO3/DP15B</b>     | M2                                           | DPIO     | 3    |
| <b>PIO3/DP16A (◆)</b> | <i>iCE65L04</i> : K3<br><i>iCE65L08</i> : K4 | DPIO     | 3    |
| <b>PIO3/DP16B (◆)</b> | <i>iCE65L08</i> : K4<br><i>iCE65L08</i> : K3 | DPIO     | 3    |
| <b>PIO3/DP17A</b>     | N1                                           | DPIO     | 3    |
| <b>PIO3/DP17B</b>     | N2                                           | DPIO     | 3    |
| <b>VCCIO_3</b>        | E3                                           | VCCIO    | 3    |
| <b>VCCIO_3</b>        | J6                                           | VCCIO    | 3    |
| <b>VCCIO_3</b>        | K1                                           | VCCIO    | 3    |
| <b>PIOS/SPI_SO</b>    | M11                                          | SPI      | SPI  |
| <b>PIOS/SPI_SI</b>    | P11                                          | SPI      | SPI  |
| <b>PIOS/SPI_SCK</b>   | P12                                          | SPI      | SPI  |
| <b>PIOS/SPI_SS_B</b>  | P13                                          | SPI      | SPI  |
| <b>SPI_VCC</b>        | L11                                          | SPI      | SPI  |
| <b>GND</b>            | A9                                           | GND      | GND  |
| <b>GND</b>            | B12                                          | GND      | GND  |
| <b>GND</b>            | C2                                           | GND      | GND  |
| <b>GND</b>            | F1                                           | GND      | GND  |
| <b>GND</b>            | F7                                           | GND      | GND  |
| <b>GND</b>            | G7                                           | GND      | GND  |
| <b>GND</b>            | G8                                           | GND      | GND  |
| <b>GND</b>            | G9                                           | GND      | GND  |
| <b>GND</b>            | H6                                           | GND      | GND  |
| <b>GND</b>            | H7                                           | GND      | GND  |
| <b>GND</b>            | H8                                           | GND      | GND  |
| <b>GND</b>            | J5                                           | GND      | GND  |
| <b>GND</b>            | J8                                           | GND      | GND  |
| <b>GND</b>            | J14                                          | GND      | GND  |
| <b>GND</b>            | K10                                          | GND      | GND  |
| <b>GND</b>            | L3                                           | GND      | GND  |
| <b>GND</b>            | P6                                           | GND      | GND  |
| <b>VCC</b>            | B7                                           | VCC      | VCC  |
| <b>VCC</b>            | F2                                           | VCC      | VCC  |
| <b>VCC</b>            | F8                                           | VCC      | VCC  |
| <b>VCC</b>            | G6                                           | VCC      | VCC  |
| <b>VCC</b>            | H9                                           | VCC      | VCC  |
| <b>VCC</b>            | J4                                           | VCC      | VCC  |
| <b>VCC</b>            | J7                                           | VCC      | VCC  |
| <b>VCC</b>            | K13                                          | VCC      | VCC  |
| <b>VCC</b>            | N7                                           | VCC      | VCC  |
| <b>VPP_2V5</b>        | A14                                          | VPP      | VPP  |
| <b>VPP_FAST</b>       | A13                                          | VPP      | VPP  |

**Figure 47:**  
**(a) iCE65L04 CB196 Package Mechanical Drawing**

**CB196:** 8 x8 mm, 196-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array



| Description                | Symbol | Min. | Nominal | Max. | Units   |
|----------------------------|--------|------|---------|------|---------|
| Number of Ball Columns     | X      |      | 14      |      | Columns |
| Number of Ball Rows        | Y      |      | 14      |      | Rows    |
| Number of Signal Balls     | n      |      | 196     |      | Balls   |
| Body Size                  | X      | E    | 7.90    | 8.00 | mm      |
|                            | Y      | D    | 7.90    | 8.00 |         |
| Ball Pitch                 |        | e    | —       | 0.50 |         |
| Ball Diameter              |        | b    | 0.27    | —    |         |
| Edge Ball Center to Center | X      | E1   | —       | 6.50 |         |
|                            | Y      | D1   | —       | 6.50 |         |
| Package Height             |        | A    | —       | 1.00 |         |
| Stand Off                  |        | A1   | 0.16    | —    |         |

### Top Marking Format

| Line | Content   | Description  |
|------|-----------|--------------|
| 1    | Logo      | Logo         |
| 2    | iCE65L04F | Part number  |
|      | -T        | Power/Speed  |
| 3    | CB196I    | Package type |
|      | ENG       | Engineering  |
| 4    | NXXXXXXX  | Lot Number   |
| 5    | YYWW      | Date Code    |
| 6    | © CCCCCC  | Country      |

### Thermal Resistance

| Junction-to-Ambient<br>$\theta_{JA}$ (°C/W) |         |
|---------------------------------------------|---------|
| 0 LFM                                       | 200 LFM |
| 42                                          | 34      |

## Pinout Table

Table 44 provides a detailed pinout table for the two chip-scale BGA packages. Pins are generally arranged by I/O bank, then by ball function. The balls with a black circle (●) are unconnected balls (N.C.) for the iCE65L04 in the CB284 package. The CB132 package fits within the CB284 package footprint as shown in Figure 48. The right-most column shows which CB132 ball corresponds to the CB284.

The table also highlights the differential I/O pairs in I/O Bank 3.

**Table 44: iCE65 CB284 Chip-scale BGA Pinout Table (with CB132 cross reference)**

| Ball Function     | Ball Number          | Pin Type by Device |          | Bank | CB132 Ball Equivalent |
|-------------------|----------------------|--------------------|----------|------|-----------------------|
|                   | iCE65L04<br>iCE65L08 | iCE65L04           | iCE65L08 |      |                       |
| <b>GBIN0/PIO0</b> | E10                  | GBIN               | GBIN     | 0    | A6                    |
| <b>GBIN1/PIO0</b> | E11                  | GBIN               | GBIN     | 0    | A7                    |
| <b>PIO0 (●)</b>   | A1                   | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A2                   | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A3                   | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A4                   | N.C.               | PIO      | 0    | —                     |
| <b>PIO0</b>       | A5                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | A6                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | A7                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A9                   | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A10                  | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A11                  | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A12                  | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A13                  | N.C.               | PIO      | 0    | —                     |
| <b>PIO0</b>       | A15                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | A16                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | A17                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | A18                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A14                  | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A19                  | N.C.               | PIO      | 0    | —                     |
| <b>PIO0 (●)</b>   | A20                  | N.C.               | PIO      | 0    | —                     |
| <b>PIO0</b>       | C3                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C4                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C5                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C6                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C7                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C9                   | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C10                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C11                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C13                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C14                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C15                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C16                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C17                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C18                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | C19                  | PIO                | PIO      | 0    | —                     |
| <b>PIO0</b>       | E5                   | PIO                | PIO      | 0    | A1                    |
| <b>PIO0</b>       | E6                   | PIO                | PIO      | 0    | A2                    |
| <b>PIO0</b>       | E7                   | PIO                | PIO      | 0    | A3                    |
| <b>PIO0</b>       | E8                   | PIO                | PIO      | 0    | A4                    |
| <b>PIO0</b>       | E9                   | PIO                | PIO      | 0    | A5                    |
| <b>PIO0</b>       | E14                  | PIO                | PIO      | 0    | A10                   |

## Die Cross Reference

The tables in this section list all the pads on a specific die type and provide a cross reference on how a specific pad connects to a ball or pin in each of the available package offerings. Similarly, the tables provide the pad coordinates for the die-based version of the product (DiePlus). These tables also provide a way to prototype with one package option and then later move to a different package or die.

As described in “[Input and Output Register Control per PIO Pair](#)” on page 16, PIO pairs share register control inputs. Similarly, as described in “[Differential Inputs and Outputs](#)” on page 12, a PIO pair can form a differential input or output. PIO pairs in I/O Bank 3 are optionally differential inputs or differential outputs. PIO pairs in all other I/O Banks are optionally differential outputs. In the tables, differential pairs are surrounded by a heavy blue box.

### iCE65L04

Table 45 lists all the pads on the iCE65L04 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65L04 DiePlus product, please refer to the following data sheet.

DiePlus Advantage FPGA Known Good Die

**Table 45: iCE65L04 Die Cross Reference**

| iCE65L04<br>Pad Name | DiePlus |       |       |       | Pad | X (μm) | Y (μm)   |
|----------------------|---------|-------|-------|-------|-----|--------|----------|
|                      | VQ100   | CB132 | CB196 | CB284 |     |        |          |
| <b>PIO3_00/DP00A</b> | 1       | B1    | C1    | F5    | 1   | 129.40 | 2,687.75 |
| <b>PIO3_01/DP00B</b> | 2       | C1    | B1    | G5    | 2   | 231.40 | 2,642.74 |
| <b>PIO3_02/DP01A</b> | 3       | C3    | D3    | G7    | 3   | 129.40 | 2,597.75 |
| <b>PIO3_03/DP01B</b> | 4       | D3    | C3    | H7    | 4   | 231.40 | 2,552.74 |
| <b>GND</b>           | 5       | F1    | F1    | K5    | 5   | 129.40 | 2,507.75 |
| <b>GND</b>           | —       | —     | —     | —     | 6   | 231.40 | 2,462.74 |
| <b>VCCIO_3</b>       | 6       | E3    | E3    | J7    | 7   | 129.40 | 2,417.75 |
| <b>VCCIO_3</b>       | —       | —     | —     | —     | 8   | 231.40 | 2,372.74 |
| <b>PIO3_04/DP02A</b> | 7       | D4    | D1    | H8    | 9   | 129.40 | 2,327.75 |
| <b>PIO3_05/DP02B</b> | 8       | E4    | D2    | J8    | 10  | 231.40 | 2,292.74 |
| <b>PIO3_06/DP03A</b> | —       | D1    | E1    | H5    | 11  | 129.40 | 2,257.75 |
| <b>PIO3_07/DP03B</b> | —       | E1    | E2    | J5    | 12  | 231.40 | 2,222.74 |
| <b>VCC</b>           | —       | —     | H9    | D3    | 13  | 129.40 | 2,187.75 |
| <b>PIO3_08/DP04A</b> | 9       | F4    | D4    | K8    | 14  | 231.40 | 2,152.74 |
| <b>PIO3_09/DP04B</b> | 10      | F3    | E4    | K7    | 15  | 129.40 | 2,117.75 |
| <b>PIO3_10/DP05A</b> | —       | —     | F3    | E3    | 16  | 231.40 | 2,082.74 |
| <b>PIO3_11/DP05B</b> | —       | —     | F4    | F3    | 17  | 129.40 | 2,047.75 |
| <b>GND</b>           | —       | H6    | A9    | M10   | 18  | 231.40 | 2,012.74 |
| <b>PIO3_12/DP06A</b> | —       | —     | F5    | G3    | 19  | 129.40 | 1,977.75 |
| <b>PIO3_13/DP06B</b> | —       | —     | E5    | H3    | 20  | 231.40 | 1,942.74 |
| <b>GND</b>           | —       | —     | A9    | J3    | 21  | 129.40 | 1,907.75 |
| <b>GND</b>           | —       | —     | —     | —     | 22  | 231.40 | 1,872.74 |
| <b>PIO3_14/DP07A</b> | —       | —     | —     | H1    | 23  | 129.40 | 1,837.75 |
| <b>PIO3_15/DP07B</b> | —       | —     | —     | J1    | 24  | 231.40 | 1,802.74 |
| <b>VCCIO_3</b>       | —       | —     | K1    | K3    | 25  | 129.40 | 1,767.75 |
| <b>VCC</b>           | 11      | G6    | G6    | L10   | 26  | 231.40 | 1,732.74 |
| <b>PIO3_16/DP08A</b> | —       | —     | —     | K1    | 27  | 129.40 | 1,697.75 |
| <b>PIO3_17/DP08B</b> | —       | —     | —     | L1    | 28  | 231.40 | 1,662.74 |

# iCE65 Ultra Low-Power mobileFPGA™ Family

| iCE65L04<br>Pad Name  | DiePlus |       |       |       | Pad | X (μm)   | Y (μm) |
|-----------------------|---------|-------|-------|-------|-----|----------|--------|
|                       | VQ100   | CB132 | CB196 | CB284 |     |          |        |
| <b>PIO2_08</b>        | —       | L6    | P3    | R10   | 74  | 965.00   | 37.20  |
| <b>VCCIO_2</b>        | 31      | M5    | M5    | T9    | 75  | 1,000.00 | 139.20 |
| <b>PIO2_09</b>        | —       | P5    | K5    | V9    | 76  | 1,035.00 | 37.20  |
| <b>PIO2_10</b>        | —       | M6    | N4    | T10   | 77  | 1,070.00 | 139.20 |
| <b>GND</b>            | 32      | P6    | H7    | V10   | 78  | 1,105.00 | 37.20  |
| <b>PIO2_11</b>        | —       | —     | P4    | Y4    | 79  | 1,140.00 | 139.20 |
| <b>PIO2_12</b>        | —       | —     | L6    | Y5    | 80  | 1,175.00 | 37.20  |
| <b>PIO2_13</b>        | —       | —     | —     | AB6   | 81  | 1,210.00 | 139.20 |
| <b>PIO2_14</b>        | —       | —     | —     | AB7   | 82  | 1,245.00 | 37.20  |
| <b>PIO2_15</b>        | —       | —     | —     | AB8   | 83  | 1,280.00 | 139.20 |
| <b>PIO2_16</b>        | —       | —     | —     | AB9   | 84  | 1,315.00 | 37.20  |
| <b>PIO2_17</b>        | —       | —     | —     | AB10  | 85  | 1,350.00 | 139.20 |
| <b>PIO2_18</b>        | —       | —     | —     | AB11  | 86  | 1,385.00 | 37.20  |
| <b>GND</b>            | —       | J8    | H8    | N12   | 87  | 1,420.00 | 139.20 |
| <b>PIO2_19</b>        | —       | —     | K6    | Y6    | 88  | 1,455.00 | 37.20  |
| <b>PIO2_20</b>        | —       | —     | N5    | Y7    | 89  | 1,490.00 | 139.20 |
| <b>VCC</b>            | —       | —     | J4    | Y8    | 90  | 1,525.00 | 37.20  |
| <b>PIO2_21</b>        | —       | —     | M6    | Y9    | 91  | 1,560.00 | 139.20 |
| <b>PIO2_22</b>        | —       | —     | N6    | Y10   | 92  | 1,595.00 | 37.20  |
| <b>GBIN5/PIO2_23</b>  | 33      | P7    | P5    | V11   | 93  | 1,630.00 | 139.20 |
| <b>GBIN4/PIO2_24</b>  | 34      | P8    | L7    | V12   | 94  | 1,665.00 | 37.20  |
| <b>PIO2_25</b>        | —       | —     | —     | AB12  | 95  | 1,700.00 | 139.20 |
| <b>VCCIO_2</b>        | —       | —     | J9    | Y11   | 96  | 1,735.00 | 37.20  |
| <b>PIO2_26</b>        | —       | —     | —     | AB13  | 97  | 1,770.00 | 139.20 |
| <b>PIO2_27</b>        | —       | —     | K7    | AB14  | 98  | 1,805.00 | 37.20  |
| <b>GND</b>            | —       | —     | J5    | Y12   | 99  | 1,840.00 | 139.20 |
| <b>PIO2_28</b>        | —       | —     | K9    | AB15  | 100 | 1,875.00 | 37.20  |
| <b>PIO2_29</b>        | —       | —     | M7    | Y13   | 101 | 1,910.00 | 139.20 |
| <b>PIO2_30</b>        | —       | —     | K8    | Y14   | 102 | 1,945.00 | 37.20  |
| <b>PIO2_31</b>        | —       | —     | P7    | Y15   | 103 | 1,980.00 | 139.20 |
| <b>PIO2_32</b>        | —       | —     | L8    | Y17   | 104 | 2,015.00 | 37.20  |
| <b>PIO2_33</b>        | —       | —     | P8    | Y18   | 105 | 2,050.00 | 139.20 |
| <b>PIO2_34</b>        | —       | —     | N8    | Y19   | 106 | 2,085.00 | 37.20  |
| <b>PIO2_35</b>        | —       | —     | M8    | Y20   | 107 | 2,120.00 | 139.20 |
| <b>VCC</b>            | 35      | J7    | J7    | N11   | 108 | 2,155.00 | 37.20  |
| <b>VCC</b>            | —       | —     | —     | —     | 109 | 2,190.00 | 139.20 |
| <b>PIO2_36</b>        | 36      | P9    | P9    | V13   | 110 | 2,225.00 | 37.20  |
| <b>PIO2_37</b>        | 37      | M7    | N9    | T11   | 111 | 2,260.00 | 139.20 |
| <b>VCCIO_2</b>        | 38      | J9    | N10   | N13   | 112 | 2,295.00 | 37.20  |
| <b>PIO2_38</b>        | —       | L7    | M9    | R11   | 113 | 2,330.00 | 139.20 |
| <b>GND</b>            | 39      | H8    | J8    | M12   | 114 | 2,365.00 | 37.20  |
| <b>PIO2_39</b>        | —       | M8    | N12   | T12   | 115 | 2,400.00 | 139.20 |
| <b>PIO2_40</b>        | —       | L8    | N11   | R12   | 116 | 2,435.00 | 37.20  |
| <b>PIO2_41</b>        | 40      | M9    | N13   | T13   | 117 | 2,470.00 | 139.20 |
| <b>PIO2_42/CBSEL0</b> | 41      | L9    | L9    | R13   | 118 | 2,505.00 | 37.20  |
| <b>PIO2_43/CBSEL1</b> | 42      | P10   | P10   | V14   | 119 | 2,540.00 | 139.20 |
| <b>CDONE</b>          | 43      | M10   | M10   | T14   | 120 | 2,575.00 | 37.20  |

# iCE65 Ultra Low-Power mobileFPGA™ Family

| iCE65L08<br>Pad Name | Available Packages |       | DiePlus |          |         |
|----------------------|--------------------|-------|---------|----------|---------|
|                      | CB196              | CB284 | Pad     | X (μm)   | Y (μm)  |
| <b>GND</b>           | F7                 | E13   | 270     | 3,216.98 | 4,054.5 |
| <b>GND</b>           | —                  | —     | 271     | 3,166.98 | 4,156.5 |
| <b>PIO0_08</b>       | D9                 | E15   | 272     | 3,116.98 | 4,054.5 |
| <b>PIO0_09</b>       | C10                | G14   | 273     | 3,064.48 | 4,156.5 |
| <b>PIO0_10</b>       | A10                | A20   | 274     | 3,029.48 | 4,054.5 |
| <b>PIO0_11</b>       | B10                | H13   | 275     | 2,994.48 | 4,156.5 |
| <b>PIO0_12</b>       | —                  | A19   | 276     | 2,959.48 | 4,054.5 |
| <b>PIO0_13</b>       | E9                 | G13   | 277     | 2,924.48 | 4,156.5 |
| <b>PIO0_14</b>       | —                  | C16   | 278     | 2,889.48 | 4,054.5 |
| <b>PIO0_15</b>       | —                  | E14   | 279     | 2,854.48 | 4,156.5 |
| <b>VCCIO_0</b>       | F6                 | E12   | 280     | 2,819.48 | 4,054.5 |
| <b>VCCIO_0</b>       | —                  | —     | 281     | 2,784.48 | 4,156.5 |
| <b>PIO0_16</b>       | —                  | A18   | 282     | 2,749.48 | 4,054.5 |
| <b>PIO0_17</b>       | —                  | A17   | 283     | 2,714.48 | 4,156.5 |
| <b>PIO0_18</b>       | C9                 | C15   | 284     | 2,679.48 | 4,054.5 |
| <b>PIO0_19</b>       | —                  | A16   | 285     | 2,644.48 | 4,156.5 |
| <b>PIO0_20</b>       | B9                 | C14   | 286     | 2,609.48 | 4,054.5 |
| <b>PIO0_21</b>       | —                  | H12   | 287     | 2,574.48 | 4,156.5 |
| <b>PIO0_22</b>       | D8                 | A15   | 288     | 2,539.48 | 4,054.5 |
| <b>PIO0_23</b>       | C8                 | H11   | 289     | 2,504.48 | 4,156.5 |
| <b>PIO0_24</b>       | E8                 | C13   | 290     | 2,469.48 | 4,054.5 |
| <b>PIO0_25</b>       | —                  | A14   | 291     | 2,434.48 | 4,156.5 |
| <b>GND</b>           | B12                | C12   | 292     | 2,399.48 | 4,054.5 |
| <b>GND</b>           | —                  | —     | 293     | 2,364.48 | 4,156.5 |
| <b>PIO0_26</b>       | B8                 | A13   | 294     | 2,329.48 | 4,054.5 |
| <b>PIO0_27</b>       | D7                 | A12   | 295     | 2,294.48 | 4,156.5 |
| <b>PIO0_28</b>       | —                  | C11   | 296     | 2,259.48 | 4,054.5 |
| <b>GBIN1/PIO0_29</b> | E7                 | E11   | 297     | 2,224.48 | 4,156.5 |
| <b>GBIN0/PIO0_30</b> | A7                 | E10   | 298     | 2,189.48 | 4,054.5 |
| <b>PIO0_31</b>       | —                  | G12   | 299     | 2,154.48 | 4,156.5 |
| <b>VCCIO_0</b>       | A8                 | A8    | 300     | 2,119.48 | 4,054.5 |
| <b>VCCIO_0</b>       | —                  | —     | 301     | 2,084.48 | 4,156.5 |
| <b>PIO0_32</b>       | C7                 | A11   | 302     | 2,049.48 | 4,054.5 |
| <b>PIO0_33</b>       | —                  | G11   | 303     | 2,014.48 | 4,156.5 |
| <b>PIO0_34</b>       | E6                 | A10   | 304     | 1,979.48 | 4,054.5 |
| <b>PIO0_35</b>       | —                  | C10   | 305     | 1,944.48 | 4,156.5 |
| <b>VCC</b>           | B7                 | C8    | 306     | 1,909.48 | 4,054.5 |
| <b>VCC</b>           | —                  | —     | 307     | 1,874.48 | 4,156.5 |
| <b>PIO0_36</b>       | —                  | A9    | 308     | 1,839.48 | 4,054.5 |
| <b>PIO0_37</b>       | A6                 | A7    | 309     | 1,804.48 | 4,156.5 |
| <b>PIO0_38</b>       | B6                 | C9    | 310     | 1,769.48 | 4,054.5 |
| <b>PIO0_39</b>       | A5                 | A6    | 311     | 1,734.48 | 4,156.5 |
| <b>GND</b>           | G7                 | K11   | 312     | 1,699.48 | 4,054.5 |
| <b>GND</b>           | —                  | —     | 313     | 1,664.48 | 4,156.5 |
| <b>PIO0_40</b>       | D6                 | E9    | 314     | 1,629.48 | 4,054.5 |
| <b>PIO0_41</b>       | C6                 | G10   | 315     | 1,594.48 | 4,156.5 |

## Internal Configuration Oscillator Frequency

Table 57 shows the operating frequency for the iCE65's internal configuration oscillator.

**Table 57: Internal Oscillator Frequency**

| Symbol     | Oscillator Mode       | Frequency (MHz) |      | Description                                                                           |
|------------|-----------------------|-----------------|------|---------------------------------------------------------------------------------------|
|            |                       | Min.            | Max. |                                                                                       |
| $f_{OSCD}$ | <b>Default</b>        | 4.0             | 6.8  | Default oscillator frequency. Slow enough to safely operate with any SPI serial PROM. |
| $f_{OSCL}$ | <b>Low Frequency</b>  | 14              | 21   | Supported by most SPI serial Flash PROMs                                              |
| $f_{OSCH}$ | <b>High Frequency</b> | 21              | 31   | Supported by some high-speed SPI serial Flash PROMs                                   |
|            | <b>Off</b>            | 0               | 0    | Oscillator turned off by default after configuration to save power.                   |

## Configuration Timing

Table 58 shows the maximum time to configure an iCE65 device, by oscillator mode. The calculations use the slowest frequency for a given oscillator mode from Table 57 and the maximum configuration bitstream size from Table 1 which includes full RAM4K block initialization. The configuration bitstream selects the desired oscillator mode based on the performance of the configuration data source.

**Table 58: Maximum SPI Master or NVCM Configuration Timing by Oscillator Mode**

| Symbol        | Description                                                                                     | Device          | Default | Low Freq. | High Freq. | Units |
|---------------|-------------------------------------------------------------------------------------------------|-----------------|---------|-----------|------------|-------|
| $t_{CONFIGL}$ | Time from when minimum Power-on Reset (POR) threshold is reached until user application starts. | <b>iCE65L01</b> | 53      | 25        | 11         | ms    |
|               |                                                                                                 | <b>iCE65L04</b> | 115     | 55        | 25         | ms    |
|               |                                                                                                 | <b>iCE65L08</b> | 230     | 110       | 50         | ms    |

Table 59 provides timing for the CRESET\_B and CDONE pins.

**Table 59: General Configuration Timing**

| Symbol    | From       | To              | Description                                                                                          | All Grades                   |      | Units        |    |
|-----------|------------|-----------------|------------------------------------------------------------------------------------------------------|------------------------------|------|--------------|----|
|           |            |                 |                                                                                                      | Min.                         | Max. |              |    |
| tCRESET_B | CRESET_B   | CRESET_B        | Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge | 200                          | —    | ns           |    |
| tDONE_IO  | CDONE High | PIO pins active | Number of configuration clock cycles after CDONE goes High before the PIO pins are activated.        | —                            | 49   | Clock cycles |    |
|           |            |                 | SPI Peripheral Mode (Clock = SPI_SCK, cycles measured rising-edge to rising-edge)                    | Depends on SPI_SCK frequency |      |              |    |
|           |            |                 | NVCM or SPI Master Mode by internal oscillator frequency setting (Clock = internal oscillator)       | Default                      | 7.20 | 12.25        | μs |
|           |            |                 |                                                                                                      | Low                          | 2.34 | 3.50         | μs |
|           |            |                 |                                                                                                      | High                         | 1.59 | 2.33         | μs |