

Welcome to [E-XFL.COM](#)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

Product Status	Obsolete
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	93
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	132-VFBGA, CSPBGA
Supplier Device Package	132-CSBGA (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-tcb132i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-tcb132i</a>

## Input and Output Register Control per PIO Pair

PIO pins are grouped into pairs for synchronous control. Registers within pairs of PIO pins share common input clock, output clock, and I/O clock enable control signals, as illustrated in [Figure 11](#). The combinational logic paths are removed from the drawing for clarity.

The INCLK clock signal only controls the input flip-flops within the PIO pair.

The OUTCLK clock signal controls the output flip-flops and the output-enable flip-flops within the PIO pair.


If desired in the iCE65 application, the INCLK and OUTCLK signals can be connected together.

The IOENA clock-enable input, if used, enables all registers in the PIO pair, as shown in [Figure 11](#). By default, the registers are always enabled.



Before laying out your printed-circuit board, run the design through the iCEcube development software to verify that your selected pinout complies with these I/O register pairing requirements. See tables in “[Die Cross Reference](#)” starting on page [84](#).

**Figure 11: PIO Pairs Share Clock and Clock Enable Controls (only registered paths shown for clarity)**




The pairing of PIO pairs is most evident in the tables in “[Die Cross Reference](#)” starting on page [84](#).

## Double Data Rate (DDR) Flip-Flops


Each individual PIO pin optionally has two sets of double data rate (DDR) flip-flops; one input pair and one output pair. Figure 12 demonstrates the functionality of the output DDR flip-flop. Two signals from within the iCE65 device drive the DDR output flip-flop. The D\_OUT\_0 signal is clocked by the rising edge of the OUTCLK signal while the D\_OUT\_1 signal is clocked by the falling edge of the OUTCLK signal, assuming no optional clock polarity inversion. Internally, the two individual flip-flops are multiplexed together before the data appears at the pad, effectively doubling the output data rate.

**Figure 12: DDR Output Flip-Flop**



Similarly, Figure 13 demonstrates the DDR input flip-flop functionality. A double data rate (DDR) signal arrives at the pad. Internally, one value is clocked by the rising edge of the INCLK signal and another value is clocked by the falling edge of the INCLK signal. The DDR data stream is effectively de-multiplexed within the PIO pin and presented to the programmable interconnect on D\_IN\_0 and D\_IN\_1.

**Figure 13: DDR Input Flip-Flop**



The DDR flip-flops provide several design advantages. Internally within the iCE65 device, the clock frequency is half the effective external data rate. The lower clock frequency eases internal timing, doubling the clock period, and slashes the clock-related power in half.

**Table 12** and **Table 13** list the connections between a specific global buffer and the inputs on a Programmable I/O (PIO) pair. Although there is no direct connection between a global buffer and a PIO output, such a connection is possible by first connecting through a PLB LUT4 function. Again, all global buffers optionally drive all clock inputs. However, even-numbered global buffers optionally drive the clock-enable input on a PIO pair.



The PIO clock enable connect is different between the iCE65L01/iCE65L04 and iCE65L08.

**Table 12: iCE65L01 & iCE65L04: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

Global Buffer	Output Connections	Input Clock	Output Clock	Clock Enable
<b>GBUF0</b>	No (connect through PLB LUT)	Yes	Yes	No
<b>GBUF1</b>		Yes	Yes	Yes
<b>GBUF2</b>		Yes	Yes	No
<b>GBUF3</b>		Yes	Yes	Yes
<b>GBUF4</b>		Yes	Yes	No
<b>GBUF5</b>		Yes	Yes	Yes
<b>GBUF6</b>		Yes	Yes	No
<b>GBUF7</b>		Yes	Yes	Yes

**Table 13: iCE64L08: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

Global Buffer	Output Connections	Input Clock	Output Clock	Clock Enable
<b>GBUF0</b>	No (connect through PLB LUT)	Yes	Yes	Yes
<b>GBUF1</b>		Yes	Yes	No
<b>GBUF2</b>		Yes	Yes	Yes
<b>GBUF3</b>		Yes	Yes	No
<b>GBUF4</b>		Yes	Yes	Yes
<b>GBUF5</b>		Yes	Yes	No
<b>GBUF6</b>		Yes	Yes	Yes
<b>GBUF7</b>		Yes	Yes	No

### Global Buffer Inputs

The iCE65 component has eight specialized GBIN/PIO pins that are optionally direct inputs to the global buffers, offering the best overall clock characteristics. As shown in [Figure 15](#), each GBIN/PIO pin is a full-featured I/O pin but also provides a direct connection to its associated global buffer. The direct connection to the global buffer bypasses the iCEgate input-blocking latch and other PIO input logic. These special PIO pins are allocated two to an I/O Bank, a total of eight. These pins are labeled GBIN0 through GBIN7, as shown in [Figure 14](#) and the pin locations for each GBIN input appear in [Table 14](#).

**Table 14: Global Buffer Input Ball/Pin Number by Package**

Global Buffer Input (GBIN)	I/O Bank	VQ100	CB132	'L04 CB196	'L08 CB196	CB284
<b>GBIN0</b>	0	90	A6	A7	A7	E10
<b>GBIN1</b>		89	A7	E7	E7	E11
<b>GBIN2</b>	1	63	G14	F10	F10	L18
<b>GBIN3</b>		62	F14	G12	G12	K18
<b>GBIN4</b>	2	34	P8	L7	N8	V12
<b>GBIN5</b>		33	P7	P5	M7	V11
<b>GBIN6</b>	3	15	H1	H1	H1	M5
<b>GBIN7</b>		13	G1	G1	H3	L5

**Figure 21: iCE65 Configuration Control Pins**




Figure 21 shows the two iCE65 configuration control pins, **CRESET\_B** and **CDONE**. Table 23 lists the ball/pin numbers for the configuration control pins by package. When driven Low for at least 200 ns, the dedicated Configuration Reset input, **CRESET\_B**, resets the iCE65 device. When **CRESET\_B** returns High, the iCE65 FPGA restarts the configuration process from its power-on conditions (**Cold Boot**). The **CRESET\_B** pin is a pure input with no internal pull-up resistor. If driven by open-drain driver or un-driven, then connect the **CRESET\_B** pin to a **10 kΩ** pull-up resistor connected to the **VCCIO\_2** supply.

**Table 23: Configuration Control Ball/Pin Numbers by Package**

Configuration Control Pins	CB81	QN84	VQ100	CB132	CB196	CB284
<b>CRESET_B</b>	J6	A21	44	L10	L10	R14
<b>CDONE</b>	H6	B16	43	M10	M10	T14

The iCE65 device signals the end of the configuration process by actively turning off the internal pull-down transistor on the Configuration Done output pin, **CDONE**. The pin has a permanent, weak internal pull-up resistor to the **VCCIO\_2** rail. If the iCE65 device drives other devices, then optionally connect the **CDONE** pin to a **10 kΩ** pull-up resistor connected to the **VCCIO\_2** supply.

The PIO pins activate according to their configured function after 49 configuration clock cycles. The internal oscillator is the [configuration clock source](#) for the [SPI Master Configuration Interface](#) and when configuring from

\* Note: only 14 of the 16 RAM4K Memory Blocks may be pre-initialized in the iCE65L01.

Nonvolatile Configuration Memory (NVCM). When using the [SPI Peripheral Configuration Interface](#), the configuration clock source is the [SPI\\_SCK](#) clock input pin.

## Internal Oscillator

During SPI Master or NVCM configuration mode, the controlling clock signal is generated from an internal oscillator. The oscillator starts operating at the [Default](#) frequency. During the configuration process, however, bit settings within the configuration bitstream can specify a higher-frequency mode in order to maximize SPI bandwidth and reduce overall configuration time. See [Table 57: Internal Oscillator Frequency](#) on page 105 for the specified oscillator frequency range.

Using the [SPI Master Configuration Interface](#), internal oscillator controls all the interface timing and clocks the SPI serial Flash PROM via the [SPI\\_SCK](#) clock output pin.

The oscillator output, which also supplies the SPI SCK clock output during the SPI Flash configuration process, has a 50% duty cycle.

## Internal Device Reset

Figure 22 presents the various signals that internally reset the iCE65 internal logic.

- Power-On Reset (POR)
- **CRESET\_B** Pin
- JTAG Interface

## CB81 Chip-Scale Ball-Grid Array

The CB81 package is a full ball grid array with 0.5 mm ball pitch. The iCE65L01 device is available in this package.

### Footprint Diagram


Figure 32 shows the iCE65 footprint diagram for the CB81 package.

Figure 31 shows the conventions used in the diagram.

Also see [Table 37](#) for a complete, detailed pinout for the 81-ball BGA package.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 32: iCE65L01 CB81 Chip-Scale BGA Footprint (Top View)**



### Pinout Table

Table 37 provides a detailed pinout table for the CB8I package. Pins are generally arranged by I/O bank, then by ball function.

**Table 37: iCE65 CB81 Chip-scale BGA Pinout Table**

Ball Function	Ball Number	Pin Type	Bank
<b>PIO0</b>	A2	PIO	0
<b>PIO0</b>	A3	PIO	0
<b>GBIN0/PIO0</b>	A4	GBIN	0
<b>PIO0</b>	A7	PIO	0
<b>PIO0</b>	A8	PIO	0
<b>PIO0</b>	B4	PIO	0
<b>PIO0</b>	B5	PIO	0
<b>PIO0</b>	B6	PIO	0
<b>PIO0</b>	B7	PIO	0
<b>PIO0</b>	B8	PIO	0
<b>PIO0</b>	C4	PIO	0
<b>PIO0</b>	C5	PIO	0
<b>PIO0</b>	C6	PIO	0
<b>PIO0</b>	D4	PIO	0
<b>PIO0</b>	D5	PIO	0
<b>GBIN1/PIO0</b>	D6	GBIN	0
<b>PIO0</b>	E6	PIO	0
<b>VCCIO_0</b>	A6	VCCIO	0
<b>PIO1</b>	C7	PIO	1
<b>PIO1</b>	C8	PIO	1
<b>PIO1</b>	C9	PIO	1
<b>PIO1</b>	D7	PIO	1
<b>PIO1</b>	D8	PIO	1
<b>PIO1</b>	E7	PIO	1
<b>PIO1</b>	E8	PIO	1
<b>PIO1</b>	E9	PIO	1
<b>PIO1</b>	F6	PIO	1
<b>GBIN2/PIO1</b>	F7	GBIN	1
<b>GBIN3/PIO1</b>	F8	GBIN	1
<b>PIO1</b>	F9	PIO	1
<b>PIO1</b>	G6	PIO	1
<b>PIO1</b>	G7	PIO	1
<b>PIO1</b>	G8	PIO	1
<b>PIO1</b>	G9	PIO	1
<b>VCCIO_1</b>	D9	VCCIO	1
<b>CDONE</b>	H6	CONFIG	2
<b>CRESET_B</b>	J6	CONFIG	2
<b>PIO2</b>	G3	PIO	2
<b>PIO2</b>	G4	PIO	2
<b>PIO2/CBSEL0</b>	G5	PIO	2
<b>PIO2</b>	H3	PIO	2
<b>GBIN5/PIO2</b>	H4	PIO	2
<b>PIO2/CBSEL1</b>	H5	PIO	2
<b>PIO2</b>	J2	PIO	2
<b>GBIN4/PIO2</b>	J3	PIO	2
<b>VCCIO_2</b>	J4	PIO	2

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO2</b>	B14	PIO	2
<b>PIO2/CBSEL0</b>	B15	PIO	2
<b>PIO2/CBSEL1</b>	A20	PIO	2
<b>VCCIO_2</b>	A17	PIO	2
<b>GBIN6/PIO3</b>	A9	GBIN	3
<b>GBIN7/PIO3</b>	A8	GBIN	3
<b>PIO3</b>	A1	PIO	3
<b>PIO3</b>	A2	PIO	3
<b>PIO3</b>	A3	PIO	3
<b>PIO3</b>	A4	PIO	3
<b>PIO3</b>	A5	PIO	3
<b>PIO3</b>	A10	PIO	3
<b>PIO3</b>	A11	PIO	3
<b>PIO3</b>	A12	PIO	3
<b>PIO3</b>	B1	PIO	3
<b>PIO3</b>	B2	PIO	3
<b>PIO3</b>	B3	PIO	3
<b>PIO3</b>	B4	PIO	3
<b>PIO3</b>	B5	PIO	3
<b>PIO3</b>	B7	PIO	3
<b>PIO3</b>	B8	PIO	3
<b>PIO3</b>	B9	PIO	3
<b>VCCIO_3</b>	B6	VCCIO	3
<b>PIOS/SPI_SO</b>	B17	SPI	SPI
<b>PIOS/SPI_SI</b>	A22	SPI	SPI
<b>PIOS/SPI_SCK</b>	A23	SPI	SPI
<b>PIOS/SPI_SS_B</b>	B18	SPI	SPI
<b>SPI_VCC</b>	A24	SPI	SPI
<b>GND</b>	A6	GND	GND
<b>GND</b>	A18	GND	GND
<b>GND</b>	A30	GND	GND
<b>GND</b>	B33	GND	GND
<b>VCC</b>	A7	VCC	VCC
<b>VCC</b>	A15	VCC	VCC
<b>VCC</b>	A28	VCC	VCC
<b>VCC</b>	B28	VCC	VCC
<b>VPP_2V5</b>	A36	VPP	VPP
<b>VPP_FAST</b>	A37	VPP	VPP


## VQ100 Very-thin Quad Flat Package

The VQ100 package is a very-thin quad-flat package with 0.5 mm lead pitch. The iCE65L01 and iCE65L04 devices are available in this package.

### Footprint Diagram

Figure 36 shows the footprint diagram for the 100-lead very-thin quad-flat package (VQ100). See Table 40 for a complete, detailed pinout for the 100-lead very-thin quad-flat package. The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 36: iCE65 VQ100 Footprint (Top View)**




### Pinout Table

Table 39 provides a detailed pinout table for the VQ100 package. Pins are generally arranged by I/O bank, then by pin function. The table also highlights the differential I/O pairs in I/O Bank 3. The VQ100 package has no JTAG pins.

## Package Mechanical Drawing

**Figure 40: CB121 Package Mechanical Drawing**

**CB121:** 6 x 6 mm, 121-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array



Description		Symbol	Min.	Nominal	Max.	Units
Number of Ball Columns	X			11		Columns
Number of Ball Rows	Y			11		Rows
Number of Signal Balls	n			121		Balls
Body Size	X	E	5.90	6.00	6.10	mm
	Y	D	5.90	6.00	6.10	
Ball Pitch		e	—	0.50	—	
Ball Diameter		b	0.2	—	0.3	
Edge Ball Center to Center	X	E1	—	5.00	—	
	Y	D1	—	5.00	—	
Package Height		A	—	—	1.00	
Stand Off		A1	0.12	—	0.20	


### Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65L01F	Part number
	-T	Power/Speed
3	CB121I	Package type
	ENG	Engineering
4	NXXXX	Lot Number
5	YYWW	Date Code
6	© CCCCCC	Country

### Thermal Resistance

Junction-to-Ambient $\theta_{JA}$ ( $^{\circ}\text{C}/\text{W}$ )	
0 LFM	200 LFM
64	55


Figure 43: iCE65L08 CB132 Chip-Scale BGA Footprint (Top View)



## Package Mechanical Drawing

**Figure 47:**  
**(a) iCE65L04 CB196 Package Mechanical Drawing**

**CB196:** 8 x 8 mm, 196-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array



Description	Symbol	Min.	Nominal	Max.	Units
Number of Ball Columns	X		14		Columns
Number of Ball Rows	Y		14		Rows
Number of Signal Balls	n		196		Balls
Body Size	X	7.90	8.00	8.10	mm
	Y	7.90	8.00	8.10	
Ball Pitch	e	—	0.50	—	
Ball Diameter	b	0.27	—	0.37	
Edge Ball Center to Center	X	—	6.50	—	
	Y	—	6.50	—	
Package Height	A	—	—	1.00	
Stand Off	A1	0.16	—	0.26	

### Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65L04F	Part number
	-T	Power/Speed
3	CB196I	Package type
4	ENG	Engineering
5	NXXXXXXX	Lot Number
6	YYWW	Date Code
	© CCCCCC	Country

### Thermal Resistance

Junction-to-Ambient $\theta_{JA}$ (°C/W)	
0 LFM	200 LFM
42	34

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO3_18/DP09A</b>	12	—	G2	L3	29	129.40	1,627.75
<b>GBIN7/PIO3_19/DP09B</b>	13	G1	G1	L5	30	231.40	1,592.74
<b>VCCIO_3</b>	14	J6	J6	N10	31	129.40	1,557.75
<b>VREF</b>	N/A	N/A	N/A	M1	32	231.40	1,522.74
<b>GND</b>	—	—	A9	N1	33	129.40	1,487.75
<b>GBIN6/PIO3_20/DP10A</b>	15	H1	H1	M5	34	231.40	1,452.74
<b>PIO3_21/DP10B</b>	16	—	H2	M3	35	129.40	1,417.75
<b>GND</b>	17	H7	A9	M11	36	231.40	1,382.74
<b>PIO3_22/DP11A</b>	—	—	G3	N3	37	129.40	1,347.75
<b>PIO3_23/DP11B</b>	—	—	G4	P3	38	231.40	1,312.74
<b>VCCIO_3</b>	—	—	K1	R3	39	129.40	1,277.75
<b>VCCIO_3</b>	—	—	—	—	40	231.40	1,242.74
<b>GND</b>	—	—	A9	T3	41	129.40	1,207.75
<b>GND</b>	—	—	—	—	42	231.40	1,172.74
<b>PIO3_24/DP12A</b>	—	—	J1	U3	43	129.40	1,137.75
<b>PIO3_25/DP12B</b>	—	—	J2	V3	44	231.40	1,102.74
<b>GND</b>	—	—	A9	V1	45	129.40	1,067.75
<b>PIO3_26/DP13A</b>	—	—	H4	W3	46	231.40	1,032.74
<b>PIO3_27/DP13B</b>	—	—	H3	Y3	47	129.40	997.75
<b>PIO3_28/DP14A</b>	18	G3	K2	L7	48	231.40	962.74
<b>PIO3_29/DP14B</b>	19	G4	J3	L8	49	129.40	927.75
<b>PIO3_30/DP15A</b>	—	H3	H5	M7	50	231.40	892.74
<b>PIO3_31/DP15B</b>	—	H4	G5	M8	51	129.40	857.75
<b>VCC</b>	—	J4	F2	N8	52	231.40	822.74
<b>PIO3_32/DP16A</b>	20	J3	L1	N7	53	129.40	787.75
<b>PIO3_33/DP16B</b>	21	J1	L2	N5	54	231.40	752.74
<b>VCCIO_3</b>	22	K1	K1	P5	55	129.40	717.75
<b>VCCIO_3</b>	—	—	—	—	56	231.40	682.74
<b>GND</b>	23	L3	L3	R7	57	129.40	637.75
<b>GND</b>	—	—	—	—	58	231.40	592.74
<b>PIO3_34/DP17A</b>	—	K3	M1	P7	59	129.40	547.75
<b>PIO3_35/DP17B</b>	—	K4	M2	P8	60	231.40	502.74
<b>PIO3_36/DP18A</b>	24	L1	K3	R5	61	129.40	457.75
<b>PIO3_37/DP18B</b>	25	M1	K4	T5	62	231.40	412.74
<b>PIO3_38/DP19A</b>	—	N1	N1	U5	63	129.40	367.75
<b>PIO3_39/DP19B</b>	—	P1	N2	V5	64	231.40	322.74
<b>PIO2_00</b>	—	—	—	AB2	65	545.00	139.20
<b>PIO2_01</b>	—	P2	L4	V6	66	595.00	37.20
<b>PIO2_02</b>	—	M3	M3	T7	67	645.00	139.20
<b>GND</b>	—	—	C2	AB5	68	695.00	37.20
<b>PIO2_03</b>	26	L4	P1	R8	69	745.00	139.20
<b>PIO2_04</b>	27	P3	N3	V7	70	795.00	37.20
<b>PIO2_05</b>	28	M4	P2	T8	71	845.00	139.20
<b>PIO2_06</b>	29	L5	L5	R9	72	895.00	37.20
<b>PIO2_07</b>	30	P4	M4	V8	73	930.00	139.20

iCE65L08 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO3_20/DP10A</b>	—	H8	39	129.735	2,462.665
<b>PIO3_21/DP10B</b>	—	J8	40	231.735	2,427.665
<b>PIO3_22/DP11A</b>	G1	T1	41	129.735	2,392.665
<b>PIO3_23/DP11B</b>	G2	U1	42	231.735	2,357.665
<b>VCCIO_3</b>	K1	N10	43	129.735	2,322.665
<b>VCCIO_3</b>	—	—	44	231.735	2,287.665
<b>VREF</b>	N/A	M1	45	129.735	2,252.665
<b>VREF</b>	N/A	—	46	231.735	2,217.665
<b>GND</b>	J5	N1	47	129.735	2,182.665
<b>GND</b>	—	—	48	231.735	2,147.665
<b>VCCIO_3</b>	J6	P1	49	129.735	2,112.665
<b>VCCIO_3</b>	—	—	50	231.735	2,077.665
<b>GND</b>	H6	R1	51	129.735	2,042.665
<b>GND</b>	—	—	52	231.735	2,007.665
<b>PIO3_24/DP12A</b>	H4	L3	53	129.735	1,972.665
<b>GBIN7/PIO3_25/DP12B</b>	H3	L5	54	231.735	1,937.665
<b>GND</b>	H7	V1	55	129.735	1,902.665
<b>GBIN6/PIO3_26/DP13A</b>	H1	M5	56	231.735	1,867.665
<b>PIO3_27/DP13B</b>	H2	M3	57	129.735	1,832.665
<b>PIO3_28/DP14A</b>	—	N7	58	231.735	1,798.665
<b>PIO3_29/DP14B</b>	—	N5	59	129.735	1,762.665
<b>PIO3_30/DP15A</b>	J1	N3	60	231.735	1,727.665
<b>PIO3_31/DP15B</b>	J2	P3	61	129.735	1,692.665
<b>GND</b>	J5	M11	62	231.735	1,657.665
<b>GND</b>	—	—	63	129.735	1,622.665
<b>PIO3_32/DP16A</b>	H5	W1	64	231.735	1,587.665
<b>PIO3_33/DP16B</b>	G5	Y1	65	129.735	1,552.665
<b>VCCIO_3</b>	J6	R3	66	231.735	1,517.665
<b>VCCIO_3</b>	—	—	67	129.735	1,482.665
<b>GND</b>	J5	T3	68	231.735	1,447.665
<b>GND</b>	—	—	69	129.735	1,412.665
<b>PIO3_34/DP17A</b>	K2	AA1	70	231.735	1,377.665
<b>PIO3_35/DP17B</b>	J3	AB1	71	129.735	1,342.665
<b>PIO3_36/DP18A</b>	—	L7	72	231.735	1,307.665
<b>PIO3_37/DP18B</b>	—	L8	73	129.735	1,272.665
<b>PIO3_38/DP19A</b>	—	M7	74	231.735	1,237.665
<b>PIO3_39/DP19B</b>	—	M8	75	129.735	1,202.665
<b>PIO3_40/DP20A</b>	L1	P7	76	231.735	1,167.665
<b>PIO3_41/DP20B</b>	L2	P8	77	129.735	1,132.665
<b>VCC</b>	J4	N8	78	231.735	1,097.665
<b>VCC</b>	—	—	79	129.735	1,062.665
<b>PIO3_42/DP21A</b>	K4	R5	80	231.735	1,027.665
<b>PIO3_43/DP21B</b>	K3	T5	81	129.735	992.665
<b>VCCIO_3</b>	K1	P5	82	231.735	957.665
<b>VCCIO_3</b>	—	—	83	129.735	912.665
<b>GND</b>	L3	R7	84	231.735	867.665
<b>GND</b>	—	—	85	129.735	822.67

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO2_28</b>	—	Y13	132	2,062.5	139.5
<b>GBIN5/PIO2_29</b>	M7	V11	133	2,097.5	37.5
<b>GBIN4/PIO2_30</b>	N8	V12	134	2,132.5	139.5
<b>GND</b>	J8	Y12	135	2,167.5	37.5
<b>GND</b>	—	—	136	2,202.5	139.5
<b>PIO2_31</b>	P8	Y14	137	2,237.5	37.5
<b>PIO2_32</b>	—	AB15	138	2,272.5	139.5
<b>PIO2_33</b>	M8	V13	139	2,307.5	37.5
<b>PIO2_34</b>	—	AB16	140	2,342.5	139.5
<b>PIO2_35</b>	L8	Y15	141	2,377.5	37.5
<b>PIO2_36</b>	—	AB17	142	2,412.5	139.5
<b>PIO2_37</b>	N9	AB18	143	2,447.5	37.5
<b>PIO2_38</b>	—	AB19	144	2,482.5	139.5
<b>PIO2_39</b>	—	AB20	145	2,517.5	37.5
<b>PIO2_40</b>	—	AB21	146	2,552.5	139.5
<b>PIO2_41</b>	—	Y17	147	2,587.5	37.5
<b>PIO2_42</b>	—	AB22	148	2,622.5	139.5
<b>PIO2_43</b>	—	Y18	149	2,657.5	37.5
<b>PIO2_44</b>	P9	Y19	150	2,692.5	139.5
<b>VCC</b>	N7	N11	151	2,727.5	37.5
<b>VCC</b>	—	—	152	2,762.5	139.5
<b>PIO2_45</b>	M9	Y20	153	2,797.5	37.5
<b>PIO2_46</b>	K8	T11	154	2,832.5	139.5
<b>VCCIO_2</b>	J9	N13	155	2,867.5	37.5
<b>VCCIO_2</b>	—	—	156	2,902.5	139.5
<b>PIO2_47</b>	N11	R11	157	2,937.5	37.5
<b>GND</b>	J8	M12	158	2,972.5	139.5
<b>GND</b>	—	—	159	3,007.5	37.5
<b>PIO2_48</b>	N12	T12	160	3,042.5	139.5
<b>PIO2_49</b>	K9	R12	161	3,077.5	37.5
<b>PIO2_50</b>	N13	T13	162	3,112.5	139.5
<b>PIO2_51/CBSEL0</b>	L9	R13	163	3,147.5	37.5
<b>PIO2_52/CBSEL1</b>	P10	V14	164	3,182.5	139.5
<b>CDONE</b>	M10	T14	165	3,217.5	37.5
<b>CRESET_B</b>	L10	R14	166	3,260.0	139.5
<b>PIOS_00/SPI_SO</b>	M11	T15	167	3,320.0	37.5
<b>PIOS_01/SPI_SI</b>	P11	V15	168	3,370.0	139.5
<b>GND</b>	J8	Y16	169	3,420.0	37.5
<b>GND</b>	—	—	170	3,470.0	139.5
<b>PIOS_02/SPI_SCK</b>	P12	V16	171	3,520.0	37.5
<b>PIOS_03/SPI_SS_B</b>	P13	V17	172	3,570.0	139.5
<b>VCC</b>	—	—	173	3,620.0	37.5
<b>VCC</b>	—	—	174	3,670.0	139.5
<b>SPI_VCC</b>	L11	R15	175	3,720.0	37.5
<b>SPI_VCC</b>	—	—	176	3,770.0	139.5

# iCE65 Ultra Low-Power mobileFPGA™ Family

iCE65L08 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (µm)	Y (µm)
TDI	M12	T16	177	4,470.5	634.615
TMS	P14	V18	178	4,572.5	684.615
TCK	L12	R16	179	4,470.5	734.615
TDO	N14	U18	180	4,572.5	784.615
TRST_B	M14	T18	181	4,470.5	834.615
PIO1_00	M13	R18	182	4,572.5	884.615
PIO1_01	K11	P16	183	4,470.5	934.615
PIO1_02	L13	P15	184	4,572.5	984.615
PIO1_03	L14	P18	185	4,470.5	1,034.615
GND	G9	N18	186	4,572.5	1,084.615
GND	—	—	187	4,470.5	1,134.615
PIO1_04	J11	N16	188	4,572.5	1,184.615
PIO1_05	K12	N15	189	4,470.5	1,234.62
VCCIO_1	F9	M18	190	4,572.5	1,287.115
VCCIO_1	—	—	191	4,470.5	1,322.115
PIO1_06	J12	M15	192	4,572.5	1,357.115
PIO1_07	K14	M16	193	4,470.5	1,392.115
PIO1_08	—	T20	194	4,572.5	1,427.115
PIO1_09	—	W20	195	4,470.5	1,462.115
PIO1_10	—	V20	196	4,572.5	1,497.115
VCC	H9	M13	197	4,470.5	1,532.115
VCC	—	—	198	4,572.5	1,567.115
PIO1_11	—	R20	199	4,470.5	1,602.115
PIO1_12	—	Y22	200	4,572.5	1,637.115
PIO1_13	—	AA22	201	4,470.5	1,672.115
PIO1_14	—	U20	202	4,572.5	1,707.115
PIO1_15	J13	W22	203	4,470.5	1,742.115
PIO1_16	H11	P20	204	4,572.5	1,777.115
PIO1_17	J10	V22	205	4,470.5	1,812.115
PIO1_18	H12	U22	206	4,572.5	1,847.115
GND	K10	N20	207	4,470.5	1,882.115
GND	—	—	208	4,572.5	1,917.110
PIO1_19	H13	T22	209	4,470.5	1,952.115
PIO1_20	—	M20	210	4,572.5	1,987.115
PIO1_21	H10	R22	211	4,470.5	2,022.115
PIO1_22	—	P22	212	4,572.5	2,057.115
VCCIO_1	F9	J20	213	4,470.5	2,092.115
VCCIO_1	—	—	214	4,572.5	2,127.115
PIO1_23	G10	M22	215	4,470.5	2,162.115
PIO1_24	G11	N22	216	4,572.5	2,197.115
PIO1_25	—	K22	217	4,470.5	2,232.115
PIO1_26	—	L22	218	4,572.5	2,267.115
GBIN3/PIO1_27	G12	K18	219	4,470.5	2,302.11
GBIN2/PIO1_28	F10	L18	220	4,572.5	2,337.115
PIO1_29	—	J22	221	4,470.5	2,372.115

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO1_30</b>	—	K20	222	4,572.5	2,407.115
<b>PIO1_31</b>	G14	F22	223	4,470.5	2,442.115
<b>PIO1_32</b>	—	G22	224	4,572.5	2,477.115
<b>PIO1_33</b>	F11	E22	225	4,470.5	2,512.115
<b>PIO1_34</b>	F12	L16	226	4,572.5	2,547.115
<b>PIO1_35</b>	G13	D22	227	4,470.5	2,582.115
<b>GND</b>	G8	L12	228	4,572.5	2,617.115
<b>GND</b>	—	—	229	4,470.5	2,652.115
<b>PIO1_36</b>	E10	K16	230	4,572.5	2,687.12
<b>VCCIO_1</b>	H14	H22	231	4,470.5	2,722.12
<b>VCCIO_1</b>	—	—	232	4,572.5	2,757.12
<b>PIO1_37</b>	F14	H20	233	4,470.5	2,792.12
<b>PIO1_38</b>	E11	J18	234	4,572.5	2,827.12
<b>PIO1_39</b>	D12	C22	235	4,470.5	2,862.12
<b>PIO1_40</b>	F13	J16	236	4,572.5	2,897.12
<b>PIO1_41</b>	E13	B22	237	4,470.5	2,932.12
<b>PIO1_42</b>	E12	H18	238	4,572.5	2,967.12
<b>PIO1_43</b>	E14	G20	239	4,470.5	3,002.12
<b>PIO1_44</b>	—	L15	240	4,572.5	3,037.12
<b>PIO1_45</b>	—	A22	241	4,470.5	3,072.12
<b>PIO1_46</b>	—	H16	242	4,572.5	3,107.12
<b>VCC</b>	K13	L20	243	4,470.5	3,142.12
<b>VCC</b>	—	—	244	4,572.5	3,177.12
<b>PIO1_47</b>	D14	F20	245	4,470.5	3,229.615
<b>PIO1_48</b>	D11	K15	246	4,572.5	3,279.615
<b>VCCIO_1</b>	H14	K13	247	4,470.5	3,329.615
<b>VCCIO_1</b>	—	—	248	4,572.5	3,379.615
<b>PIO1_49</b>	C14	E20	249	4,470.5	3,429.62
<b>PIO1_50</b>	D13	J15	250	4,572.5	3,479.615
<b>GND</b>	J14	L13	251	4,470.5	3,529.615
<b>GND</b>	—	—	252	4,572.5	3,579.615
<b>PIO1_51</b>	B14	D20	253	4,470.5	3,629.615
<b>PIO1_52</b>	C13	G18	254	4,572.5	3,679.595
<b>PIO1_53</b>	B13	C20	255	4,470.5	3,729.595
<b>PIO1_54</b>	C12	F18	256	4,572.5	3,779.595
<b>VPP_2V5</b>	A14	E18	257	4,470.5	3,879.575
<b>VPP_FAST</b>	A13	E17	258	3,866.975	4,054.5
<b>VCC</b>	F8	K12	259	3,766.98	4,156.5
<b>VCC</b>	—	—	260	3,716.98	4,054.5
<b>PIO0_00</b>	—	G16	261	3,666.98	4,156.5
<b>PIO0_01</b>	—	C19	262	3,616.98	4,054.5
<b>PIO0_02</b>	C11	H15	263	3,566.98	4,156.5
<b>PIO0_03</b>	—	C18	264	3,516.98	4,054.5
<b>PIO0_04</b>	A12	H14	265	3,466.98	4,156.5
<b>VCCIO_0</b>	F6	A21	266	3,416.98	4,054.5
<b>PIO0_05</b>	B11	C17	267	3,366.98	4,156.5
<b>PIO0_06</b>	D10	E16	268	3,316.98	4,054.5
<b>PIO0_07</b>	A11	G15	269	3,266.98	4,156.5

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO0_42</b>	C5	A5	316	1,559.48	4,054.5
<b>PIO0_43</b>	B5	G9	317	1,524.48	4,156.5
<b>PIO0_44</b>	A4	A3	318	1,489.48	4,054.5
<b>PIO0_45</b>	—	A4	319	1,454.48	4,156.5
<b>PIO0_46</b>	—	A2	320	1,419.48	4,054.5
<b>PIO0_47</b>	—	C7	321	1,384.48	4,156.5
<b>PIO0_48</b>	—	C6	322	1,331.98	4,054.5
<b>VCCIO_0</b>	A8	K10	323	1,281.98	4,156.5
<b>VCCIO_0</b>	—	—	324	1,231.98	4,054.5
<b>PIO0_49</b>	—	E8	325	1,181.98	4,156.5
<b>PIO0_50</b>	B4	A1	326	1,131.98	4,054.5
<b>PIO0_51</b>	C4	E7	327	1,081.98	4,156.5
<b>PIO0_52</b>	A3	C5	328	1,031.98	4,054.5
<b>PIO0_53</b>	B3	E6	329	981.98	4,156.5
<b>PIO0_54</b>	D5	C3	330	931.98	4,054.5
<b>GND</b>	A9	L11	331	881.98	4,156.5
<b>GND</b>	—	—	332	831.98	4,054.5
<b>PIO0_55</b>	B2	G8	333	781.98	4,156.5
<b>PIO0_56</b>	A2	C4	334	731.98	4,054.5
<b>PIO0_57</b>	A1	H10	335	681.98	4,156.5
<b>PIO0_58</b>	—	E5	336	631.98	4,054.5
<b>PIO0_59</b>	—	H9	337	581.98	4,156.5

## I/O Characteristics

**Table 49: PIO Pin Electrical Characteristics**

Symbol	Description		Conditions	Minimum	Nominal	Maximum	Units
<b>I<sub>I</sub></b>	Input pin leakage current		V <sub>IN</sub> = V <sub>CCLIO</sub> <sub>max</sub> to 0 V			±10	µA
	I/O Bank 3		V <sub>IN</sub> = V <sub>CCLIO</sub> <sub>max</sub>				
<b>I<sub>OZ</sub></b>	Three-state I/O pin (Hi-Z) leakage current		V <sub>O</sub> = V <sub>CCLIO</sub> <sub>max</sub> to 0 V			±10	µA
<b>C<sub>PIO</sub></b>	PIO pin input capacitance				6		pF
<b>C<sub>GBIN</sub></b>	GBIN global buffer pin input capacitance				6		pF
<b>R<sub>PULLU</sub><sub>P</sub></b>	Internal PIO pull-up resistance during configuration		V <sub>CCLIO</sub> = 3.3V		40		kΩ
			V <sub>CCLIO</sub> = 2.5V		50		kΩ
			V <sub>CCLIO</sub> = 1.8V		90		kΩ
			V <sub>CCLIO</sub> = 1.5V				kΩ
			V <sub>CCLIO</sub> = 1.2V				kΩ
<b>V<sub>HYST</sub></b>	Input hysteresis		V <sub>CCLIO</sub> = 1.5V to 3.3V		50		mV

**NOTE:** All characteristics are characterized and may or may not be tested on each pin on each device.

### Single-ended I/O Characteristics

**Table 50: I/O Characteristics (I/O Banks 0, 1, 2 and SPI only) (I/O Bank 3 iCE65L01 only)**

I/O Standard	Nominal I/O Bank Supply Voltage	Input Voltage (V)		Output Voltage (V)		Output Current at Voltage (mA)	
		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
LVCMS33	3.3V	0.80	2.00	0.4	2.40	8	8
LVCMS25	2.5V	0.70	1.70	0.4	2.00	6	6
LVCMS18	1.8V	35% V <sub>CCLIO</sub>	65% V <sub>CCLIO</sub>	0.4	1.40	4	4
LVCMS15	1.5V	Not supported Use I/O Bank 3		0.4	1.20	2	2

**Table 51: I/O Characteristics (I/O Bank 3 and iCE65L04/08 only)**

I/O Standard	Supply Voltage	Input Voltage (V)		Output Voltage (V)		I/O Attribute Name	mA at Voltage I <sub>OL</sub> , I <sub>OH</sub>
		Max. V <sub>IL</sub>	Min. V <sub>TH</sub>	Max. V <sub>OL</sub>	Min. V <sub>OH</sub>		
LVCMS33	3.3V	0.80	2.20	0.4	2.40	SL_LVCMS33_8	±8
LVCMS25	2.5V	0.70	1.70	0.4	2.00	SB_LVCMS25_16	±16
						SB_LVCMS25_12	±12
						SB_LVCMS25_8 *	±8
						SB_LVCMS25_4	±4
						SB_LVCMS18_10	±10
LVCMS18	1.8V	35% V <sub>CCLIO</sub>	65% V <sub>CCLIO</sub>	0.4	V <sub>CCLIO</sub> –0.45	SB_LVCMS18_8	±8
						SB_LVCMS18_4 *	±4
						SB_LVCMS18_2	±2
						SB_LVCMS15_4	±4
LVCMS15	1.5V	35% V <sub>CCLIO</sub>	65% V <sub>CCLIO</sub>	25% V <sub>CCLIO</sub>	75% V <sub>CCLIO</sub>	SB_LVCMS15_2 *	±2
MDDR	1.8V	35% V <sub>CCLIO</sub>	65% V <sub>CCLIO</sub>	0.4	V <sub>CCLIO</sub> –0.45	SB_MDDR10	±10
						SB_MDDR8	±8
						SB_MDDR4 *	±4
						SB_MDDR2	±2
SSTL2 (Class 2)	2.5V	VREF–0.180	VREF+0.180	0.35	VTT+0.430	SB_SSTL2_CLASS_2	±16.2
SSTL2 (Class 1)				0.54		SB_SSTL2_CLASS_1	±8.1
SSTL18 (Full)	1.8V	VREF–0.125	VREF+0.125	0.28	VTT+0.280	SB_SSTL18_FULL	±13.4
SSTL18 (Half)				VTT–0.475		SB_SSTL18_HALF	±6.7


### NOTES:

SSTL2 and SSTL18 I/O standards require the VREF input pin, which is only available on the CB284 package and die-based products.


## Programmable Input/Output (PIO) Block

Table 55 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 57 and Figure 58. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

**Figure 57: Programmable I/O (PIO) Pad-to-Pad Timing Circuit**



**Figure 58: Programmable I/O (PIO) Sequential Timing Circuit**



**Table 55: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)**

Symbol	From	To	Description	Device: iCE65		L01		L04, L08		Units
				Power-Speed Grad		-T	-L	-T		
				Nominal VCC	1.2 V	1.0 V	1.2 V	1.2 V		
<b>Synchronous Output Paths</b>										
$t_{OCKO}$	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip-flop to PIO output pad.		4.7	13.8	7.3	5.6		ns
$t_{GBCKIO}$	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.		2.1	7.3	3.8	2.6		ns
<b>Synchronous Input Paths</b>										
$t_{SUPDIN}$	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay.		0	0	0	0		ns
$t_{HDPDIN}$	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.		2.7	7.1	3.6	2.8		ns
<b>Pad to Pad</b>										
$t_{PADIN}$	PIO input	Inter-connect	Asynchronous delay from PIO input pad to adjacent interconnect.		2.5	9.5	5.0	3.2		ns
$t_{PADO}$	Inter-connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.		4.5	14.6	7.7	6.2		ns

## Revision History

Version	Date	Description
<b>2.42</b>	30-MAR-2012	Changed company name. Updated <a href="#">Table 1</a>
<b>2.41</b>	1-AUG-2011	Added VQ100 marking for NVCM programming.
<b>2.4</b>	13-MAY-2011	Added L01 CB121 package <a href="#">Figure 39</a> . Added note "else VCCIO_1 draws current" to JTAG inputs TCK, TDI and TMS do not have the input pull-up resistor and must be tied off to GND when unused, <a href="#">Table 32</a> . Input pin leakage current <a href="#">Table 49</a> split by bank. QN84 package drawing, <a href="#">Figure 35</a> , added note "underside metal is at ground potential", increased thermal resistance. Added Marking Format and Thermal resistance to CB81 Packag Mechanical Drawing <a href="#">Figure 33</a> . Added coplanarity specification to VQ100 Package Mechanical Drawing <a href="#">Figure 37</a>
<b>2.3</b>	18-OCT-2010	Added L01 CB81 and L08 CB132 packages.
<b>2.2.3</b>	12-OCT-2010	Changed <a href="#">Figure 29: Application Processor Waveforms for SPI Peripheral Mode Configuration Process</a> and <a href="#">Table 60</a> from 300 µs CRESET_B to 800 µs for iCE65L01/04 and 1200 µs for iCE65L08.
<b>2.2.2</b>	8-OCT-2010	Added iCE65L04 marking specification to <a href="#">Figure 47</a> CB196 Package Mechanical Drawing.
<b>2.2.1</b>	5-OCT-2010	Changed FSPI_SCK from 0.125 MHz to 1 MHz in <a href="#">SPI Peripheral Configuration Interface</a> and in <a href="#">Table 60</a> .
<b>2.2</b>	6-AUG-2010	Programmable Interconnect section removed.
<b>2.1.1</b>	26-MAY-2010	Switched labels on <a href="#">Figure 53</a> LVCMOS Output High, VCCIO = 1.8V with VCCIO = 2.5V.
<b>2.1</b>	15-MAR-2010	Added JTAG unused input tie off guideline. Added marking specification and thermal characteristics to package drawings. Added production datasheet for iCE65L01 with timing update, including QN84, VQ100 and CB132. Added NVCM shut-off on SPI configuration. Added non-standard VCCIO operating conditions. Increased the minimum voltage supply specification for LVCMOS33 to 3.14V in <a href="#">Table 48</a> .
<b>2.0.1</b>	12-NOV-2009	Recommended Operation Conditions, <a href="#">Table 47</a> , replaced junction with ambient.
<b>2.0</b>	14-SEPT-2009	Finalized production data sheet for iCE65L04 and iCE65L08. Improved SubLVDS input specification $V_{ICM}$ in <a href="#">Table 52</a> . CS63 and CC72 packages removed and placed in iCE DiCE KGD, Known Good Die datasheet. Added " <a href="#">IBIS Models for I/O Banks 0, 1, 2 and the SPI Bank</a> ". Added " <a href="#">Printed Circuit Board Layout Information</a> ".
<b>1.5.1</b>	13-JUL-2009	Updated the text in " <a href="#">SPI PROM Requirements</a> " section. Minor label change in <a href="#">Figure 48</a> .
<b>1.5</b>	20-JUN-2009	Updated timing information and added -T high-speed device option (affected <a href="#">Figure 2</a> , <a href="#">Table 48</a> , <a href="#">Table 54</a> , <a href="#">Table 55</a> , <a href="#">Table 56</a> , and <a href="#">Table 61</a> ). Added support for 3.3V LVCMOS I/Os in I/O Bank 3 (affected <a href="#">Figure 7</a> , <a href="#">Table 5</a> , <a href="#">Table 7</a> , <a href="#">Table 8</a> , <a href="#">Table 47</a> , <a href="#">Table 48</a> , and <a href="#">Table 51</a> ). Added a section about the <a href="#">SPI Peripheral Configuration Interface</a> and timing in <a href="#">Table 60</a> . Added a warning that a Warm Boot operation can only jump to another configuration image that has Warm Boot disabled. Updated configuration image size and configuration time for the iCE65L02 in <a href="#">Table 27</a> and <a href="#">Table 58</a> . Reduced the minimum voltage supply specification for LVCMOS33 to 2.7V in <a href="#">Table 48</a> . Added information about which power rails can be disconnected without effecting the Power-On Reset (POR) circuit and clarified description of VPP_2V5 pin in <a href="#">Table 36</a> . Added I/O characterization curves ( <a href="#">Figure 52</a> , <a href="#">Figure 53</a> , and <a href="#">Figure 54</a> ). Minor changes to <a href="#">Figure 20</a> and <a href="#">Figure 21</a> . Changed timing per Figures 54-58 and Tables 55-57.
<b>1.4.4</b>	25-MAR-2009	Clarified the voltage requirements for the VPP_2V5 pin in <a href="#">Table 36</a> and notes under <a href="#">Table 48</a> .
<b>1.4.3</b>	9-MAR-2009	Removed volatile-only (-V) product offering from <a href="#">Figure 2</a> . Corrected NC on ball V22, removed it for ball T22 on CB284 package ( <a href="#">Figure 48</a> ).
<b>1.4.2</b>	27-FEB-2009	Updated <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , <a href="#">Table 33</a> , <a href="#">Table 35</a> , and <a href="#">Table 46</a> . Updated I/O Bank 3 information in <a href="#">Table 7</a> and <a href="#">Table 48</a> .
<b>1.4.1</b>	24-FEB-2009	Based on characterization data, reduced 32KHz operating current by 40% in <a href="#">Table 1</a> , <a href="#">Table 61</a> , and <a href="#">Figure 1</a> . Corrected that SSTL18 standards require VREF pin in <a href="#">Table 7</a> . Correct ball numbers for GBIN4/GBIN5 for CS110 package.
<b>1.4</b>	9-FEB-2009	Added footprint and pinout information for the VQ100 Very-thin Quad Flat Package. Added footprint for iCE65L08 in CB196 ( <a href="#">Figure 46</a> ) and added <a href="#">Table 43</a> showing the differences between the 'L04 and 'L08 in the CB196 package. Unified the package footprint nomenclature in the <a href="#">Package and Pinout Information</a> section. Added note to <a href="#">Global Buffer Inputs</a> that the differential clock direct input is not available on the CB132 package. Added tables showing the ball/pin number for various control functions, by package ( <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , and <a href="#">Table 33</a> ). Corrected the GBIN/GBUF designations. GBIN4 and GBIN5 were swapped as were GBIN6 and GBIN7. This change affected all pinout tables and footprint diagrams. Updated and corrected " <a href="#">Differential Global Buffer Input</a> ." Tested and corrected the clock-enable and reset connections between global buffers and various resources ( <a href="#">Table 11</a> , <a href="#">Table 12</a> , and <a href="#">Table 13</a> ). Added " <a href="#">Automatic Global Buffer Insertion, Manual Insertion</a> ." Added " <a href="#">Die Cross Reference</a> " section. Improved industrial temperature range by lowering