

Welcome to [E-XFL.COM](#)

### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	67
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	84-VFQFN Dual Rows, Exposed Pad
Supplier Device Package	84-QFN (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-tqn84i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l01f-tqn84i</a>

## Look-Up Table (LUT4)

The four-input Look-Up Table (LUT4) function implements any and all combinational logic functions, regardless of complexity, of between zero and four inputs. Zero-input functions include “High” (1) and “Low” (0). The LUT4 function has four inputs, labeled I0, I1, I2, and I3. Three of the four inputs are shared with the [Carry Logic](#) function, as shown in [Figure 4](#). The bottom-most LUT4 input connects either to the I3 input or to the Carry Logic output from the previous Logic Cell.

The output from the LUT4 function connects to the flip-flop within the same Logic Cell. The LUT4 output or the flip-flop output then connects to the programmable interconnect.

For detailed LUT4 internal timing, see [Table 54](#).

## ‘D’-style Flip-Flop (DFF)

The ‘D’-style flip-flop (DFF) optionally stores state information for the application.

The flip-flop has a data input, ‘D’, and a data output, ‘Q’. Additionally, each flip-flop has up to three control signals that are shared among all flip-flops in all Logic Cells within the PLB, as shown in [Figure 4](#). [Table 3](#) describes the behavior of the flip-flop based on inputs and upon the specific DFF design primitive used or synthesized.

**Table 3: ‘D’-Style Flip-Flop Behavior**

DFF Primitive	Operation	Flip-Flop Mode	Inputs				Output
			D	EN	SR	CLK	
All	Cleared Immediately after Configuration	X	X	X	X	X	0
	Hold Present Value (Disabled)		X	0	X	X	Q
	Hold Present Value (Static Clock)		X	X	X	1 or 0	Q
	Load with Input Data		D	1*	0*	↑	D
SB_DFFR	Asynchronous Reset	Asynchronous Reset	X	X	1	X	0
SB_DFFS	Asynchronous Set	Asynchronous Set	X	X	1	X	1
SB_DFFSR	Synchronous Reset	Synchronous Reset	X	1*	1	↑	0
SB_DFFSS	Synchronous Set	Synchronous Set	X	1*	1	↑	1

X = don’t care, ↑ = rising clock edge (default polarity), 1\* = High or unused, 0\* = Low or unused

The CLK clock signal is not optional and is shared among all flip-flops in a Programmable Logic Block. By default, flip-flops are clocked by the rising edge of the PLB clock input, although the clock polarity can be inverted for all the flip-flops in the PLB.

The CLK input optionally connects to one of the following clock sources.

- The output from any one of the eight [Global Buffers](#), or
- A connection from the general-purpose interconnect fabric

The EN clock-enable signal is common to all Logic Cells in a Programmable Logic Block. If the enable signal is not used, then the flip-flop is always enabled. This condition is indicated as “1\*” in [Table 3](#). The asterisk indicates that this is the default state if the control signal is not connected in the application.

Similarly, the SR set/reset signal is common to all Logic Cells in a Programmable Logic Block. If not used, then the flip-flop is never set/reset, except when cleared immediately after configuration or by the Global Reset signal. This condition is indicated as “0\*” in [Table 3](#). The asterisk indicates that this is the default state if the control signal is not connected in the application.

## Input Signal Path


As shown in [Figure 7](#), a signal from a package pin optionally feeds directly into the device, or is held in an input register. The input signal connects to the programmable interconnect resources through the IN signal. [Table 9](#) describes the input behavior, assuming that the output path is not used or if a bidirectional I/O, that the output driver is in its high-impedance state (Hi-Z). [Table 9](#) also indicates the effect of the Power-Saving I/O Bank iCEgate Latch and the Input Pull-Up Resistors on I/O Banks 0, 1, and 2.

See [Input and Output Register Control per PIO Pair](#) for information about the registered input path.

### Power-Saving I/O Bank iCEgate Latch

To save power, the optional iCEgate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control. As shown in [Figure 10](#), the iCEgate HOLD control signal captures the external value from the associated asynchronous input. The HOLD signal prevents switching activity on the PIO pad from affecting internal logic or programmable interconnect. Minimum power consumption occurs when there is no switching. However, individual pins within the I/O bank can bypass the iCEgate latch and directly feed into the programmable interconnect, remaining active during low-power operation. This behavior is described in [Table 9](#). The decision on which asynchronous inputs use the iCEgate feature and which inputs bypass it is determined during system design. In other words, the iCEgate function is part of the source design used to create the iCE65 configuration image.

**Figure 10: Power-Saving iCEgate Latch**



**Table 9: PIO Non-Registered Input Operations**

Operation	HOLD	Bitstream Setting		PAD	IN Input Value to Interconnect
	iCEgate Latch	Controlled by iCEgate?	Input Pull- Up Enabled?		
Data Input	0	X	X	PAD	PAD Value
Pad Floating, No Pull-up	0	X	No	Z	(Undefined)
Pad Floating, Pull-up	0	X	Yes	Z	1
Data Input, Latch Bypassed	X	No	X	PAD	PAD Value
Pad Floating, No Pull-up, Latch Bypassed	X	No	No	Z	(Undefined)
Pad Floating, Pull-up, Latch Bypassed	X	No	Yes	Z	1
Low Power Mode, Hold Last Value	1	Yes	X	X	Last Captured PAD Value

There are four iCEgate HOLD controls, one per each I/O bank. The iCEgate HOLD control input originates within the interconnect fabric, near the middle of the I/O edge. Consequently, the HOLD signal is optionally controlled externally through a PIO pin or from other logic within the iCE65 device.

## Input and Output Register Control per PIO Pair

PIO pins are grouped into pairs for synchronous control. Registers within pairs of PIO pins share common input clock, output clock, and I/O clock enable control signals, as illustrated in [Figure 11](#). The combinational logic paths are removed from the drawing for clarity.

The INCLK clock signal only controls the input flip-flops within the PIO pair.

The OUTCLK clock signal controls the output flip-flops and the output-enable flip-flops within the PIO pair.


If desired in the iCE65 application, the INCLK and OUTCLK signals can be connected together.

The IOENA clock-enable input, if used, enables all registers in the PIO pair, as shown in [Figure 11](#). By default, the registers are always enabled.



Before laying out your printed-circuit board, run the design through the iCEcube development software to verify that your selected pinout complies with these I/O register pairing requirements. See tables in “[Die Cross Reference](#)” starting on page [84](#).

**Figure 11: PIO Pairs Share Clock and Clock Enable Controls (only registered paths shown for clarity)**



The pairing of PIO pairs is most evident in the tables in “[Die Cross Reference](#)” starting on page [84](#).

### Automatic Global Buffer Insertion, Manual Insertion

The iCEcube development software automatically assigns high-fanout signals to a global buffer. However, to manual insert a global buffer input/global buffer (GBIN/GBUF) combination, use the **SB\_IO\_GB** primitive. To insert just a global buffer (GBUF), use the **SB\_GB** primitive.

### Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE65 device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user-I/O pins into their high-impedance state. Similarly, the PIO pins can be forced into their high-impedance state via the JTAG controller.

### Global Reset Control


The global reset control signal connects to all PLB and PIO flip-flops on the iCE65 device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application. See [Table 3](#) for more information.

The PIO flip-flops are always reset during configuration, although the output flip-flop can be inverted before leaving the iCE65 device, as shown in [Figure 11](#).

## RAM

Each iCE65 device includes multiple high-speed synchronous RAM blocks (RAM4K), each 4Kbit in size. As shown in [Table 16](#) a single iCE65 integrates between 16 to 96 such blocks. Each RAM4K block is generically a 256-word deep by 16-bit wide, two-port register file, as illustrated in [Figure 17](#). The input and output connections, to and from a RAM4K block, feed into the programmable interconnect resources.

**Figure 17: RAM4K Memory Block**




**Table 16: RAM4K Blocks per Device**

Device	RAM4K Blocks	Default Configuration	RAM Bits per Block	Block RAM Bits
iCE65L01	16			64K
iCE65L04	20	256 x 16	4K (4,096)	80K
iCE65L08	32			128K

Using programmable logic resources, a RAM4K block implements a variety of logic functions, each with configurable input and output data width.

- Random-access memory (RAM)
  - ◆ Single-port RAM with a common address, enable, and clock control lines
  - ◆ Two-port RAM with separate read and write control lines, address inputs, and enable

**Figure 19: RAM4K Read Logic**



**Table 19: RAM4K Read Operations**

Operation	RADDR[7:0]	RE	RCLKE	RCLK	RDATA[15:0]
	Address	Read Enable	Clock Enable	Clock	
After configuration, before first valid Read Data operation	X	X	X	X	Undefined
Disabled	X	X	X	0	No Change
Disabled		X	0	X	No Change
Disabled	X	0	X	X	No change
Read Data	RADDR	1	1	↑	RAM[RADDR]

To read data from the RAM4K block, perform the following operations.

- ◆ Supply a valid address on the RADDR[7:0] address input port
- ◆ Enable the RAM4K read port (RE = 1)
- ◆ Enable the RAM4K read clock (RCLKE = 1)
- ◆ Apply a rising clock edge on RCLK
- ◆ After the clock edge, the RAM contents located at the specified address (RADDR) appear on the RDATA output port

#### ***Read Data Register Undefined Immediately after Configuration***

Unlike the flip-flops in the Programmable Logic Blocks and Programmable I/O pins, the RDATA[15:0] read data output register is not automatically reset after configuration. Consequently, immediately following configuration and before the first valid Read Data operation, the initial RDATA[15:0] read value is undefined.

#### **Pre-loading RAM Data**

The data contents for a RAM4K block can be optionally pre-loaded during iCE65 configuration. If not pre-loaded during configuration, then the RAM contents must be initialized by the iCE65 application before the RAM contents are valid.

Pre-loading the RAM data in the configuration bitstream increases the size of the configuration image accordingly.


#### **RAM Contents Preserved during Configuration**

RAM contents are preserved (write protected) during configuration, assuming that voltage supplies are maintained throughout. Consequently, data can be passed between multiple iCE65 configurations by leaving it in a RAM4K block and then skipping pre-loading during the subsequent reconfiguration. See “Cold Boot Configuration Option” and “Warm Boot Configuration Option” for more information.

#### **Low-Power Setting**

To place a RAM4K block in its lowest power mode, keep WCLKE = 0 and RCLKE = 0. In other words, when not actively using a RAM4K block, disable the clock inputs.

**Figure 23: iCE65 SPI Master Configuration Interface**



The SPI configuration interface is used primarily during development before mass production, where the configuration is then permanently programmed in the NVM configuration memory. However, the SPI interface can also be the primary configuration interface allowing easy in-system upgrades and support for multiple configuration images.

The SPI control signals are defined in [Table 25](#). [Table 26](#) lists the SPI interface ball or pins numbers by package.

**Table 25: SPI Master Configuration Interface Pins (SPI\_SS\_B High before Configuration)**

Signal Name	Direction	Description
SPI_VCC	Supply	SPI Flash PROM voltage supply input.
SPI_SO	Output	SPI Serial Output from the iCE65 device.
SPI_SI	Input	SPI Serial Input to the iCE65 device, driven by the select SPI serial Flash PROM.
SPI_SS_B	Output	SPI Slave Select output from the iCE65 device. Active Low.
SPI_SCK	Output	SPI Slave Clock output from the iCE65 device.

After configuration, the SPI port pins are available to the user-application as additional PIO pins, supplied by the SPI\_VCC input voltage, essentially providing a fifth “mini” I/O bank.

**Table 26: SPI Interface Ball/Pin Numbers by Package**

SPI Interface	VQ100	CB132	CB196	CB284
<b>SPI_VCC</b>	50	L11	L11	R15
<b>PIOS/SPI_SO</b>	45	M11	M11	T15
<b>PIOS/SPI_SI</b>	46	P11	P11	V15
<b>PIOS/SPI_SS_B</b>	49	P13	P13	V17
<b>PIOS/SPI_SCK</b>	48	P12	P12	V16

### SPI PROM Requirements

The iCE65 mobileFPGA SPI Flash configuration interface supports a variety of SPI Flash memory vendors and product families. However, Lattice Semiconductor does not specifically test, qualify, or otherwise endorse any specific SPI Flash vendor or product family. The iCE65 SPI interface supports SPI PROMs that they meet the following requirements.

- The PROM must operate at 3.3V or 2.5V in order to trigger the iCE65 FPGA's power-on reset circuit.
- The PROM must support the **0x0B** Fast Read command, using a 24-bit start address and has 8 dummy bits before the PROM provides first data (see [Figure 25: SPI Fast Read Command](#)).
- The PROM must have enough bits to program the iCE65 device (see [Table 27: Smallest SPI PROM Size \(bits\), by Device, by Number of Images](#)).
- The PROM must support data operations at the upper frequency range for the selected iCE65 internal oscillator frequency (see [Table 57](#)). The oscillator frequency is selectable when creating the FPGA bitstream image.

**Table 28: ColdBoot Select Ball/Pin Numbers by Package**

ColdBoot Select	CB81	QN84	VQ100	CB132	CB196	CB284
<b>PIO2/CBSEL0</b>	G5	B15	41	L9	L9	R13
<b>PIO2/CBSEL1</b>	H5	A20	42	P10	P10	V14

When creating the initial configuration image, the Lattice development software loads the start address for up to four configuration images in the bitstream. The value on the CBSEL[1:0] pins tell the configuration controller to read a specific start address, then to load the configuration image stored at the selected address. The multiple bitstreams are stored either in the SPI Flash or in the internal NVCM.

After configuration, the CBSEL[1:0] pins become normal PIO pins available to the application.

The Cold Boot feature allows the iCE65 to be reprogrammed for special application requirements such as the following.

- A normal operating mode and a self-test or diagnostics mode.
- Different applications based on switch settings.
- Different applications based on a card-slot ID number.

## Warm Boot Configuration Option

The Warm Boot configuration is similar to the Cold Boot feature, but is completely under the control of the FPGA application.

A special design primitive, SB\_WARMBOOT, allows an FPGA application to choose between four configuration images using two internal signal ports, S1 and S0, as shown in [Figure 27](#). These internal signal ports connect to programmable interconnect, which in turn can connect to PLB logic and/or PIO pins.

After selecting the desired configuration image, the application then asserts the internal signal BOOT port High to force the FPGA to restart the configuration process from the specified vector address stored in PROM.



A Warm Boot application can only jump to another configuration image that DOES NOT have Warm Boot enabled. There is no such restriction for Cold Boot applications.

## Time-Out and Retry

When configuring from external SPI Flash, the iCE65 device looks for a synchronization word. If the device does not find a synchronization word within its timeout period, the device automatically attempts to restart the configuration process from the very beginning. This feature is designed to address any potential power-sequencing issues that may occur between the iCE65 device and the external PROM.

The iCE65 device attempts to reconfigure six times. If not successful after six attempts, the iCE65 FPGA automatically goes into low-power mode.

## SPI Peripheral Configuration Interface

Using the SPI peripheral configuration interface, an application processor (AP) serially writes a configuration image to an iCE65 FPGA using the iCE65's SPI interface, as shown in [Figure 23](#). The iCE65's SPI configuration interface is a separate, independent I/O bank, powered by the VCC\_SPI supply input. Typically, VCC\_SPI is the same voltage as the application processor's I/O. The configuration control signals, CDONE and CRESET\_B, are supplied by the separate I/O Bank 2 voltage input, VCCIO\_2.

This same SPI peripheral interface supports programming for the iCE65's Nonvolatile Configuration Memory (NVCM).

## iCE65 Pin Descriptions

Table 36 lists the various iCE65 pins, alphabetically by name. The table indicates the directionality of the signal and the associated I/O bank. The table also indicates if the signal has an internal pull-up resistor enabled during configuration. Finally, the table describes the function of the pin.

**Table 36: iCE65 Pin Description**

Signal Name	Direction	I/O Bank	Pull-up during Config	Description
<b>CDONE</b>	Output	2	Yes	Configuration Done. Dedicated output. Includes a permanent weak pull-up resistor to <a href="#">VCCIO_2</a> . If driving external devices with CDONE output, connect a 10 kΩ pull-up resistor to <a href="#">VCCIO_2</a> .
<b>CRESET_B</b>	Input	2	No	Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 kΩ pull-up resistor to <a href="#">VCCIO_2</a> .
<b>GBIN0/PIO0</b> <b>GBIN1/PIO0</b>	Input/IO	0	Yes	Global buffer input from I/O Bank 0. Optionally, a full-featured PIO pin.
<b>GBIN2/PIO1</b> <b>GBIN3/PIO1</b>	Input/IO	1	Yes	Global buffer input from I/O Bank 1. Optionally, a full-featured PIO pin.
<b>GBIN4/PIO2</b> <b>GBIN5/PIO2</b>	Input/IO	2	Yes	Global buffer input from I/O Bank 2. Optionally, a full-featured PIO pin.
<b>GBIN6/PIO3</b>	Input/IO	3	No	Global buffer input from I/O Bank 3. Optionally, a full-featured PIO pin.
<b>GBIN7/PIO3</b>	Input/IO	3	No	Global buffer input from I/O Bank 3. Optionally, a full-featured PIO pin. Optionally, a differential clock input using the associated differential input pin.
<b>GND</b>	Supply	All	N/A	Ground. All must be connected.
<b>PIOx_yy</b>	I/O	0,1,2	Yes	Programmable I/O pin defined by the iCE65 configuration bitstream. The 'x' number specifies the I/O bank number in which the I/O pin resides. The "yy" number specifies the I/O number in that bank.
<b>PIO2/CBSEL0</b>	Input/IO	2	Yes	Optional ColdBoot configuration SElect input, if ColdBoot mode is enabled. A full-featured PIO pin after configuration.
<b>PIO2/CBSEL1</b>	Input/IO	2	Yes	Optional ColdBoot configuration SElect input, if ColdBoot mode is enabled. A full-featured PIO pin after configuration.
<b>PIO3_yy/ DPwwz</b>	I/O	3	No	Programmable I/O pin that is also half of a differential I/O pair. Only available in I/O Bank 3. The "yy" number specifies the I/O number in that bank. The "ww" number indicates the differential I/O pair. The 'z' indicates the polarity of the pin in the differential pair. 'A'=negative input. 'B'=positive input.
<b>PIOS/SPI_SO</b>	I/O	SPI	Yes	SPI Serial Output. A full-featured PIO pin after configuration.
<b>PIOS /SPI_SI</b>	I/O	SPI	Yes	SPI Serial Input. A full-featured PIO pin after configuration.
<b>PIOS / SPI_SS_B</b>	I/O	SPI	Yes	SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to SPI_VCC during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE65 device, as shown in <a href="#">Figure 20</a> . An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in SPI Flash configuration mode. A full-featured PIO pin after configuration.
<b>PIOS/ SPI_SCK</b>	I/O	SPI	Yes	SPI Slave Clock. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in SPI Flash configuration mode. A full-featured PIO pin after configuration.
<b>TDI</b>	Input	1	No	JTAG Test Data Input. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> . Tie off to GND when unused.

## CB81 Chip-Scale Ball-Grid Array

The CB81 package is a full ball grid array with 0.5 mm ball pitch. The iCE65L01 device is available in this package.

### Footprint Diagram


Figure 32 shows the iCE65 footprint diagram for the CB81 package.

Figure 31 shows the conventions used in the diagram.

Also see [Table 37](#) for a complete, detailed pinout for the 81-ball BGA package.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 32: iCE65L01 CB81 Chip-Scale BGA Footprint (Top View)**



# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO3</b>	B1	PIO	3
<b>PIO3</b>	B2	PIO	3
<b>PIO3</b>	B3	PIO	3
<b>PIO3</b>	C1	PIO	3
<b>PIO3</b>	C2	PIO	3
<b>PIO3</b>	C3	PIO	3
<b>GBIN7/PIO3</b>	D1	GBIN	3
<b>PIO3</b>	D2	PIO	3
<b>PIO3</b>	D3	PIO	3
<b>GBIN6/PIO3</b>	E1	GBIN	3
<b>PIO3</b>	E2	PIO	3
<b>PIO3</b>	E3	PIO	3
<b>PIO3</b>	F2	PIO	3
<b>PIO3</b>	F3	PIO	3
<b>PIO3</b>	G1	PIO	3
<b>PIO3</b>	G2	PIO	3
<b>PIO3</b>	H1	PIO	3
<b>PIO3</b>	H2	PIO	3
<b>VCCIO_3</b>	F1	VCCIO	3
<b>PIOS/SPI_SO</b>	H7	SPI	SPI
<b>PIOS/SPI_SI</b>	J7	SPI	SPI
<b>PIOS/SPI_SCK</b>	J8	SPI	SPI
<b>PIOS/SPI_SS_B</b>	H8	SPI	SPI
<b>SPI_VCC</b>	H9	SPI	SPI
<b>GND</b>	A1	GND	GND
<b>GND</b>	A9	GND	GND
<b>GND</b>	J9	GND	GND
<b>GND</b>	J11	GND	GND
<b>GND</b>	E4	GND	GND
<b>GND</b>	E5	GND	GND
<b>GND</b>	F4	GND	GND
<b>GND</b>	F5	GND	GND
<b>VCC</b>	A5	VCC	VCC
<b>VCC</b>	J5	VCC	VCC
<b>VPP_2V5</b>	B9	VPP	VPP

# iCE65 Ultra Low-Power mobileFPGA™ Family

Pin Function	Pin Number	Type	Bank
<b>PIO2</b>	28	PIO	2
<b>PIO2</b>	29	PIO	2
<b>PIO2</b>	30	PIO	2
<b>PIO2</b>	iCE65L01: 34 iCE65L04: 36	PIO	2
<b>PIO2</b>	37	PIO	2
<b>PIO2</b>	40	PIO	2
<b>PIO2/CBSEL0</b>	41	PIO	2
<b>PIO2/CBSEL1</b>	42	PIO	2
<b>VCCIO_2</b>	31	VCCIO	2
<b>VCCIO_2</b>	38	VCCIO	2
<b>PIO3/DP00A</b>	1	PIO/DPIO	3
<b>PIO3/DP00B</b>	2	PIO/DPIO	3
<b>PIO3/DP01A</b>	3	PIO/DPIO	3
<b>PIO3/DP01B</b>	4	PIO/DPIO	3
<b>PIO3/DP02A</b>	7	PIO/DPIO	3
<b>PIO3/DP02B</b>	8	PIO/DPIO	3
<b>PIO3/DP03A</b>	9	PIO/DPIO	3
<b>PIO3/DP03B</b>	10	PIO/DPIO	3
<b>PIO3/DP04A</b>	12	PIO/DPIO	3
<b>GBIN7/PIO3/DP04B</b>	13	GBIN/DPIO	3
<b>GBIN6/PIO3/DP05A</b>	15	GBIN/DPIO	3
<b>PIO3/DP05B</b>	16	PIO/DPIO	3
<b>PIO3/DP06A</b>	18	PIO/DPIO	3
<b>PIO3/DP06B</b>	19	PIO/DPIO	3
<b>PIO3/DP07A</b>	20	PIO/DPIO	3
<b>PIO3/DP07B</b>	21	PIO/DPIO	3
<b>PIO3/DP08A</b>	24	PIO/DPIO	3
<b>PIO3/DP08B</b>	25	PIO/DPIO	3
<b>VCCIO_3</b>	6	VCCIO	3
<b>VCCIO_3</b>	14	VCCIO	3
<b>VCCIO_3</b>	22	VCCIO	3
<b>PIOS/SPI_SO</b>	45	SPI	SPI
<b>PIOS/SPI_SI</b>	46	SPI	SPI
<b>PIOS/SPI_SCK</b>	48	SPI	SPI
<b>PIOS/SPI_SS_B</b>	49	SPI	SPI
<b>SPI_VCC</b>	50	SPI	SPI
<b>GND</b>	5	GND	GND
<b>GND</b>	17	GND	GND
<b>GND</b>	23	GND	GND
<b>GND</b>	32	GND	GND
<b>GND</b>	39	GND	GND
<b>GND</b>	47	GND	GND
<b>GND</b>	55	GND	GND
<b>GND</b>	70	GND	GND
<b>GND</b>	84	GND	GND
<b>GND</b>	98	GND	GND
<b>VCC</b>	11	VCC	VCC
<b>VCC</b>	35	VCC	VCC

### Pinout Table

Table 41 provides a detailed pinout table for the CB132 package. Pins are generally arranged by I/O bank, then by ball function. The table also highlights the differential I/O pairs in I/O Bank 3.

**Table 41: iCE65 CB132 Chip-scale BGA Pinout Table**

Ball Function	Ball Number	Pin Type	Bank
<b>GBIN0/PIO0</b>	iCE65L01: A7 iCE65L04/L08: A6	GBIN	0
<b>GBIN1/PIO0</b>	iCE65L01: A6 iCE65L04/08: A7	GBIN	0
<b>PIO0</b>	A1	PIO	0
<b>PIO0</b>	A2	PIO	0
<b>iCE65L01: (NC)</b> <b>iCE65L04/L08: PIO0</b>	A3	iCE65L01: (NC) iCE65L04: PIO0	0
<b>PIO0</b>	A4	PIO	0
<b>PIO0</b>	A5	PIO	0
<b>PIO0</b>	A10	PIO	0
<b>iCE65L01: (NC)</b> <b>iCE65L04/L08: PIO0</b>	A11	iCE65L01: (NC) iCE65L04: PIO0	0
<b>PIO0</b>	A12	PIO	0
<b>PIO0</b>	C10	PIO	0
<b>PIO0</b>	C11	PIO	0
<b>PIO0</b>	C12	PIO	0
<b>PIO0</b>	C4	PIO	0
<b>PIO0</b>	C5	PIO	0
<b>PIO0</b>	C6	PIO	0
<b>PIO0</b>	C7	PIO	0
<b>PIO0</b>	C8	PIO	0
<b>PIO0</b>	C9	PIO	0
<b>PIO0</b>	D5	PIO	0
<b>PIO0</b>	D6	PIO	0
<b>PIO0</b>	D7	PIO	0
<b>PIO0</b>	D8	PIO	0
<b>PIO0</b>	D9	PIO	0
<b>PIO0</b>	D10	PIO	0
<b>PIO0</b>	D11	PIO	0
<b>VCCIO_0</b>	A8	VCCIO	0
<b>VCCIO_0</b>	F6	VCCIO	0
<b>GBIN2/PIO1</b>	G14	GBIN	1
<b>GBIN3/PIO1</b>	F14	GBIN	1
<b>PIO1</b>	B14	PIO	1
<b>PIO1</b>	C14	PIO	1
<b>PIO1</b>	D12	PIO	1
<b>PIO1</b>	D14	PIO	1
<b>PIO1</b>	E11	PIO	1
<b>PIO1</b>	E12	PIO	1
<b>PIO1</b>	E14	PIO	1
<b>PIO1</b>	F11	PIO	1
<b>PIO1</b>	F12	PIO	1
<b>PIO1</b>	G11	PIO	1
<b>PIO1</b>	G12	PIO	1
<b>PIO1</b>	H11	PIO	1

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04 iCE65L08	iCE65L04	iCE65L08		
<b>PIO1</b>	L15	PIO	PIO	1	G11
<b>PIO1</b>	L16	PIO	PIO	1	G12
<b>PIO1 (●)</b>	L22	N.C.	PIO	1	—
<b>PIO1</b>	M15	PIO	PIO	1	H11
<b>PIO1</b>	M16	PIO	PIO	1	H12
<b>PIO1</b>	M20	PIO	PIO	1	—
<b>PIO1 (●)</b>	M22	N.C.	PIO	1	—
<b>PIO1</b>	N15	PIO	PIO	1	J11
<b>PIO1</b>	N16	PIO	PIO	1	J12
<b>PIO1</b>	N22	PIO	PIO	1	—
<b>PIO1</b>	P15	PIO	PIO	1	K11
<b>PIO1</b>	P16	PIO	PIO	1	K12
<b>PIO1</b>	P18	PIO	PIO	1	K14
<b>PIO1</b>	P20	PIO	PIO	1	—
<b>PIO1</b>	P22	PIO	PIO	1	—
<b>PIO1</b>	R18	PIO	PIO	1	L14
<b>PIO1</b>	R20	PIO	PIO	1	—
<b>PIO1</b>	R22	PIO	PIO	1	—
<b>PIO1</b>	T20	PIO	PIO	1	—
<b>PIO1</b>	T22	PIO	PIO	1	—
<b>PIO1</b>	U20	PIO	PIO	1	—
<b>PIO1 (●)</b>	U22	N.C.	PIO	1	—
<b>PIO1</b>	V20	PIO	PIO	1	—
<b>PIO1 (●)</b>	V22	N.C.	PIO	1	—
<b>PIO1</b>	W20	PIO	PIO	1	—
<b>PIO1 (●)</b>	W22	N.C.	PIO	1	—
<b>PIO1 (●)</b>	Y22	N.C.	PIO	1	—
<b>TCK</b>	R16	JTAG	JTAG	1	L12
<b>TDI</b>	T16	JTAG	JTAG	1	M12
<b>TDO</b>	U18	JTAG	JTAG	1	N14
<b>TMS</b>	V18	JTAG	JTAG	1	P14
<b>TRST_B</b>	T18	JTAG	JTAG	1	M14
<b>VCCIO_1</b>	H22	VCCIO	VCCIO	1	—
<b>VCCIO_1</b>	J20	VCCIO	VCCIO	1	—
<b>VCCIO_1</b>	K13	VCCIO	VCCIO	1	F9
<b>VCCIO_1</b>	M18	VCCIO	VCCIO	1	H14
<b>CDONE</b>	T14	CONFIG	CONFIG	2	M10
<b>CRESET_B</b>	R14	CONFIG	CONFIG	2	L10
<b>GBIN4/PIO2</b>	V12	GBIN	GBIN	2	P7
<b>GBIN5/PIO2</b>	V11	GBIN	GBIN	2	P8
<b>PIO2</b>	R8	PIO	PIO	2	L4
<b>PIO2</b>	R9	PIO	PIO	2	L5
<b>PIO2</b>	R10	PIO	PIO	2	L6
<b>PIO2</b>	R11	PIO	PIO	2	L7
<b>PIO2</b>	R12	PIO	PIO	2	L8
<b>PIO2</b>	T7	PIO	PIO	2	M3
<b>PIO2</b>	T8	PIO	PIO	2	M4
<b>PIO2</b>	T10	PIO	PIO	2	M6
<b>PIO2</b>	T11	PIO	PIO	2	M7
<b>PIO2</b>	T12	PIO	PIO	2	M8

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04 iCE65L08	iCE65L04	iCE65L08		
<b>PIO3/DP03A</b>	H5	DPIO	DPIO	3	D1
<b>PIO3/DP03B</b>	J5	DPIO	DPIO	3	E1
<b>PIO3/DP04A</b>	K8	DPIO	DPIO	3	F4
<b>PIO3/DP04B</b>	K7	DPIO	DPIO	3	F3
<b>PIO3/DP05A</b>	E3	DPIO	DPIO	3	—
<b>PIO3/DP05B</b>	F3	DPIO	DPIO	3	—
<b>PIO3/DP06A</b>	G3	DPIO	DPIO	3	—
<b>PIO3/DP06B</b>	H3	DPIO	DPIO	3	—
<b>PIO3/DP07A (●)</b>	B1	N.C.	DPIO	3	—
<b>PIO3/DP07B (●)</b>	C1	N.C.	DPIO	3	—
<b>PIO3/DP08A (●)</b>	D1	N.C.	DPIO	3	—
<b>PIO3/DP08B (●)</b>	E1	N.C.	DPIO	3	—
<b>PIO3/DP09A</b>	H1	DPIO	DPIO	3	—
<b>PIO3/DP09B</b>	J1	DPIO	DPIO	3	—
<b>PIO3/DP10A</b>	K1	DPIO	DPIO	3	—
<b>PIO3/DP10B</b>	L1	DPIO	DPIO	3	—
<b>PIO3/DP11A</b>	L3	DPIO	DPIO	3	—
<b>GBIN7/PIO3/DP11B</b>	L5	GBIN	GBIN	3	G1
<b>PIO3/DP12A (●)</b>	T1	N.C.	DPIO	3	—
<b>PIO3/DP12B (●)</b>	U1	N.C.	DPIO	3	—
<b>PIO3/DP13A (●)</b>	W1	N.C.	DPIO	3	—
<b>PIO3/DP13B (●)</b>	Y1	N.C.	DPIO	3	—
<b>PIO3/DP14A (●)</b>	AA1	N.C.	DPIO	3	—
<b>PIO3/DP14B (●)</b>	AB1	N.C.	DPIO	3	—
<b>GBIN6/PIO3/DP15A</b>	M5	GBIN	GBIN	3	H1
<b>PIO3/DP15B</b>	M3	DPIO	DPIO	3	—
<b>PIO3/DP16A</b>	N3	DPIO	DPIO	3	—
<b>PIO3/DP16B</b>	P3	DPIO	DPIO	3	—
<b>PIO3/DP17A</b>	U3	DPIO	DPIO	3	—
<b>PIO3/DP17B</b>	V3	DPIO	DPIO	3	—
<b>PIO3/DP18A</b>	W3	DPIO	DPIO	3	—
<b>PIO3/DP18B</b>	Y3	DPIO	DPIO	3	—
<b>PIO3/DP19A</b>	L7	DPIO	DPIO	3	G3
<b>PIO3/DP19B</b>	L8	DPIO	DPIO	3	G4
<b>PIO3/DP20A</b>	M7	DPIO	DPIO	3	H3
<b>PIO3/DP20B</b>	M8	DPIO	DPIO	3	H4
<b>PIO3/DP21A</b>	N7	DPIO	DPIO	3	J3
<b>PIO3/DP21B</b>	N5	DPIO	DPIO	3	J1
<b>PIO3/DP22A</b>	P7	DPIO	DPIO	3	K3
<b>PIO3/DP22B</b>	P8	DPIO	DPIO	3	K4
<b>PIO3/DP23A</b>	R5	DPIO	DPIO	3	L1
<b>PIO3/DP23B</b>	T5	DPIO	DPIO	3	M1
<b>PIO3/DP24A</b>	U5	DPIO	DPIO	3	N1
<b>PIO3/DP24B</b>	V5	DPIO	DPIO	3	P1
<b>VCCIO_3</b>	F1	VCCIO	VCCIO	3	—
<b>VCCIO_3</b>	P1	VCCIO	VCCIO	3	—

# iCE65 Ultra Low-Power mobileFPGA™ Family

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO2_08</b>	—	L6	P3	R10	74	965.00	37.20
<b>VCCIO_2</b>	31	M5	M5	T9	75	1,000.00	139.20
<b>PIO2_09</b>	—	P5	K5	V9	76	1,035.00	37.20
<b>PIO2_10</b>	—	M6	N4	T10	77	1,070.00	139.20
<b>GND</b>	32	P6	H7	V10	78	1,105.00	37.20
<b>PIO2_11</b>	—	—	P4	Y4	79	1,140.00	139.20
<b>PIO2_12</b>	—	—	L6	Y5	80	1,175.00	37.20
<b>PIO2_13</b>	—	—	—	AB6	81	1,210.00	139.20
<b>PIO2_14</b>	—	—	—	AB7	82	1,245.00	37.20
<b>PIO2_15</b>	—	—	—	AB8	83	1,280.00	139.20
<b>PIO2_16</b>	—	—	—	AB9	84	1,315.00	37.20
<b>PIO2_17</b>	—	—	—	AB10	85	1,350.00	139.20
<b>PIO2_18</b>	—	—	—	AB11	86	1,385.00	37.20
<b>GND</b>	—	J8	H8	N12	87	1,420.00	139.20
<b>PIO2_19</b>	—	—	K6	Y6	88	1,455.00	37.20
<b>PIO2_20</b>	—	—	N5	Y7	89	1,490.00	139.20
<b>VCC</b>	—	—	J4	Y8	90	1,525.00	37.20
<b>PIO2_21</b>	—	—	M6	Y9	91	1,560.00	139.20
<b>PIO2_22</b>	—	—	N6	Y10	92	1,595.00	37.20
<b>GBIN5/PIO2_23</b>	33	P7	P5	V11	93	1,630.00	139.20
<b>GBIN4/PIO2_24</b>	34	P8	L7	V12	94	1,665.00	37.20
<b>PIO2_25</b>	—	—	—	AB12	95	1,700.00	139.20
<b>VCCIO_2</b>	—	—	J9	Y11	96	1,735.00	37.20
<b>PIO2_26</b>	—	—	—	AB13	97	1,770.00	139.20
<b>PIO2_27</b>	—	—	K7	AB14	98	1,805.00	37.20
<b>GND</b>	—	—	J5	Y12	99	1,840.00	139.20
<b>PIO2_28</b>	—	—	K9	AB15	100	1,875.00	37.20
<b>PIO2_29</b>	—	—	M7	Y13	101	1,910.00	139.20
<b>PIO2_30</b>	—	—	K8	Y14	102	1,945.00	37.20
<b>PIO2_31</b>	—	—	P7	Y15	103	1,980.00	139.20
<b>PIO2_32</b>	—	—	L8	Y17	104	2,015.00	37.20
<b>PIO2_33</b>	—	—	P8	Y18	105	2,050.00	139.20
<b>PIO2_34</b>	—	—	N8	Y19	106	2,085.00	37.20
<b>PIO2_35</b>	—	—	M8	Y20	107	2,120.00	139.20
<b>VCC</b>	35	J7	J7	N11	108	2,155.00	37.20
<b>VCC</b>	—	—	—	—	109	2,190.00	139.20
<b>PIO2_36</b>	36	P9	P9	V13	110	2,225.00	37.20
<b>PIO2_37</b>	37	M7	N9	T11	111	2,260.00	139.20
<b>VCCIO_2</b>	38	J9	N10	N13	112	2,295.00	37.20
<b>PIO2_38</b>	—	L7	M9	R11	113	2,330.00	139.20
<b>GND</b>	39	H8	J8	M12	114	2,365.00	37.20
<b>PIO2_39</b>	—	M8	N12	T12	115	2,400.00	139.20
<b>PIO2_40</b>	—	L8	N11	R12	116	2,435.00	37.20
<b>PIO2_41</b>	40	M9	N13	T13	117	2,470.00	139.20
<b>PIO2_42/CBSEL0</b>	41	L9	L9	R13	118	2,505.00	37.20
<b>PIO2_43/CBSEL1</b>	42	P10	P10	V14	119	2,540.00	139.20
<b>CDONE</b>	43	M10	M10	T14	120	2,575.00	37.20

## iCE65L08

Table 46 lists all the pads on the iCE65L08 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65L08 DiePlus product, please refer to the following data sheet.

### ■ DiePlusAdvantage FPGA Known Good Die

**Table 46: iCE65L08 Die Cross Reference**

iCE65L08 Pad Name	Available Packages		Pad	DiePlus	
	CB196	CB284		X (µm)	Y (µm)
<b>PIO3_00/DP00A</b>	—	B1	1	129.735	3,882.665
<b>PIO3_01/DP00B</b>	—	C1	2	231.735	3,837.665
<b>PIO3_02/DP01A</b>	C1	F5	3	129.735	3,792.665
<b>PIO3_03/DP01B</b>	B1	G5	4	231.735	3,747.665
<b>GND</b>	C2	K5	5	129.735	3,702.665
<b>GND</b>	—	—	6	231.735	3,657.665
<b>VCCIO_3</b>	E3	J7	7	129.735	3,612.665
<b>VCCIO_3</b>	—	—	8	231.735	3,567.665
<b>PIO3_04/DP02A</b>	D3	E3	9	129.735	3,512.665
<b>PIO3_05/DP02B</b>	C3	F3	10	231.735	3,477.665
<b>PIO3_06/DP03A</b>	D1	G3	11	129.735	3,442.665
<b>PIO3_07/DP03B</b>	D2	H3	12	231.735	3,407.665
<b>VCC</b>	F2	D3	13	129.735	3,372.665
<b>VCC</b>	—	—	14	231.735	3,337.665
<b>PIO3_08/DP04A</b>	D4	D1	15	129.735	3,302.665
<b>PIO3_09/DP04B</b>	E4	E1	16	231.735	3,267.665
<b>PIO3_10/DP05A</b>	—	H1	17	129.735	3,232.665
<b>PIO3_11/DP05B</b>	—	J1	18	231.735	3,197.665
<b>GND</b>	F1	M10	19	129.735	3,162.665
<b>GND</b>	—	—	20	231.735	3,127.665
<b>PIO3_12/DP06A</b>	E2	H5	21	129.735	3,092.665
<b>PIO3_13/DP06B</b>	E1	J5	22	231.735	3,057.665
<b>GND</b>	L3	J3	23	129.735	3,022.665
<b>GND</b>	—	—	24	231.735	2,987.665
<b>PIO3_14/DP07A</b>	F5	K1	25	129.735	2,952.665
<b>PIO3_15/DP07B</b>	E5	L1	26	231.735	2,917.665
<b>VCCIO_3</b>	E3	K3	27	129.735	2,882.665
<b>VCCIO_3</b>	—	—	28	231.735	2,847.665
<b>VCC</b>	G6	L10	29	129.735	2,812.665
<b>VCC</b>	—	—	30	231.735	2,777.665
<b>PIO3_16/DP08A</b>	F4	G7	31	129.735	2,742.665
<b>PIO3_17/DP08B</b>	F3	H7	32	231.735	2,707.665
<b>VCCIO_3</b>	K1	F1	33	129.735	2,672.665
<b>VCCIO_3</b>	—	—	34	231.735	2,637.665
<b>GND</b>	—	G1	35	129.735	2,602.665
<b>GND</b>	—	—	36	231.735	2,567.665
<b>PIO3_18/DP09A</b>	G3	K8	37	129.735	2,532.665
<b>PIO3_19/DP09B</b>	G4	K7	38	231.735	2,497.665

iCE65L08 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO3_20/DP10A</b>	—	H8	39	129.735	2,462.665
<b>PIO3_21/DP10B</b>	—	J8	40	231.735	2,427.665
<b>PIO3_22/DP11A</b>	G1	T1	41	129.735	2,392.665
<b>PIO3_23/DP11B</b>	G2	U1	42	231.735	2,357.665
<b>VCCIO_3</b>	K1	N10	43	129.735	2,322.665
<b>VCCIO_3</b>	—	—	44	231.735	2,287.665
<b>VREF</b>	N/A	M1	45	129.735	2,252.665
<b>VREF</b>	N/A	—	46	231.735	2,217.665
<b>GND</b>	J5	N1	47	129.735	2,182.665
<b>GND</b>	—	—	48	231.735	2,147.665
<b>VCCIO_3</b>	J6	P1	49	129.735	2,112.665
<b>VCCIO_3</b>	—	—	50	231.735	2,077.665
<b>GND</b>	H6	R1	51	129.735	2,042.665
<b>GND</b>	—	—	52	231.735	2,007.665
<b>PIO3_24/DP12A</b>	H4	L3	53	129.735	1,972.665
<b>GBIN7/PIO3_25/DP12B</b>	H3	L5	54	231.735	1,937.665
<b>GND</b>	H7	V1	55	129.735	1,902.665
<b>GBIN6/PIO3_26/DP13A</b>	H1	M5	56	231.735	1,867.665
<b>PIO3_27/DP13B</b>	H2	M3	57	129.735	1,832.665
<b>PIO3_28/DP14A</b>	—	N7	58	231.735	1,798.665
<b>PIO3_29/DP14B</b>	—	N5	59	129.735	1,762.665
<b>PIO3_30/DP15A</b>	J1	N3	60	231.735	1,727.665
<b>PIO3_31/DP15B</b>	J2	P3	61	129.735	1,692.665
<b>GND</b>	J5	M11	62	231.735	1,657.665
<b>GND</b>	—	—	63	129.735	1,622.665
<b>PIO3_32/DP16A</b>	H5	W1	64	231.735	1,587.665
<b>PIO3_33/DP16B</b>	G5	Y1	65	129.735	1,552.665
<b>VCCIO_3</b>	J6	R3	66	231.735	1,517.665
<b>VCCIO_3</b>	—	—	67	129.735	1,482.665
<b>GND</b>	J5	T3	68	231.735	1,447.665
<b>GND</b>	—	—	69	129.735	1,412.665
<b>PIO3_34/DP17A</b>	K2	AA1	70	231.735	1,377.665
<b>PIO3_35/DP17B</b>	J3	AB1	71	129.735	1,342.665
<b>PIO3_36/DP18A</b>	—	L7	72	231.735	1,307.665
<b>PIO3_37/DP18B</b>	—	L8	73	129.735	1,272.665
<b>PIO3_38/DP19A</b>	—	M7	74	231.735	1,237.665
<b>PIO3_39/DP19B</b>	—	M8	75	129.735	1,202.665
<b>PIO3_40/DP20A</b>	L1	P7	76	231.735	1,167.665
<b>PIO3_41/DP20B</b>	L2	P8	77	129.735	1,132.665
<b>VCC</b>	J4	N8	78	231.735	1,097.665
<b>VCC</b>	—	—	79	129.735	1,062.665
<b>PIO3_42/DP21A</b>	K4	R5	80	231.735	1,027.665
<b>PIO3_43/DP21B</b>	K3	T5	81	129.735	992.665
<b>VCCIO_3</b>	K1	P5	82	231.735	957.665
<b>VCCIO_3</b>	—	—	83	129.735	912.665
<b>GND</b>	L3	R7	84	231.735	867.665
<b>GND</b>	—	—	85	129.735	822.67


Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO2_28</b>	—	Y13	132	2,062.5	139.5
<b>GBIN5/PIO2_29</b>	M7	V11	133	2,097.5	37.5
<b>GBIN4/PIO2_30</b>	N8	V12	134	2,132.5	139.5
<b>GND</b>	J8	Y12	135	2,167.5	37.5
<b>GND</b>	—	—	136	2,202.5	139.5
<b>PIO2_31</b>	P8	Y14	137	2,237.5	37.5
<b>PIO2_32</b>	—	AB15	138	2,272.5	139.5
<b>PIO2_33</b>	M8	V13	139	2,307.5	37.5
<b>PIO2_34</b>	—	AB16	140	2,342.5	139.5
<b>PIO2_35</b>	L8	Y15	141	2,377.5	37.5
<b>PIO2_36</b>	—	AB17	142	2,412.5	139.5
<b>PIO2_37</b>	N9	AB18	143	2,447.5	37.5
<b>PIO2_38</b>	—	AB19	144	2,482.5	139.5
<b>PIO2_39</b>	—	AB20	145	2,517.5	37.5
<b>PIO2_40</b>	—	AB21	146	2,552.5	139.5
<b>PIO2_41</b>	—	Y17	147	2,587.5	37.5
<b>PIO2_42</b>	—	AB22	148	2,622.5	139.5
<b>PIO2_43</b>	—	Y18	149	2,657.5	37.5
<b>PIO2_44</b>	P9	Y19	150	2,692.5	139.5
<b>VCC</b>	N7	N11	151	2,727.5	37.5
<b>VCC</b>	—	—	152	2,762.5	139.5
<b>PIO2_45</b>	M9	Y20	153	2,797.5	37.5
<b>PIO2_46</b>	K8	T11	154	2,832.5	139.5
<b>VCCIO_2</b>	J9	N13	155	2,867.5	37.5
<b>VCCIO_2</b>	—	—	156	2,902.5	139.5
<b>PIO2_47</b>	N11	R11	157	2,937.5	37.5
<b>GND</b>	J8	M12	158	2,972.5	139.5
<b>GND</b>	—	—	159	3,007.5	37.5
<b>PIO2_48</b>	N12	T12	160	3,042.5	139.5
<b>PIO2_49</b>	K9	R12	161	3,077.5	37.5
<b>PIO2_50</b>	N13	T13	162	3,112.5	139.5
<b>PIO2_51/CBSEL0</b>	L9	R13	163	3,147.5	37.5
<b>PIO2_52/CBSEL1</b>	P10	V14	164	3,182.5	139.5
<b>CDONE</b>	M10	T14	165	3,217.5	37.5
<b>CRESET_B</b>	L10	R14	166	3,260.0	139.5
<b>PIOS_00/SPI_SO</b>	M11	T15	167	3,320.0	37.5
<b>PIOS_01/SPI_SI</b>	P11	V15	168	3,370.0	139.5
<b>GND</b>	J8	Y16	169	3,420.0	37.5
<b>GND</b>	—	—	170	3,470.0	139.5
<b>PIOS_02/SPI_SCK</b>	P12	V16	171	3,520.0	37.5
<b>PIOS_03/SPI_SS_B</b>	P13	V17	172	3,570.0	139.5
<b>VCC</b>	—	—	173	3,620.0	37.5
<b>VCC</b>	—	—	174	3,670.0	139.5
<b>SPI_VCC</b>	L11	R15	175	3,720.0	37.5
<b>SPI_VCC</b>	—	—	176	3,770.0	139.5

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO0_42</b>	C5	A5	316	1,559.48	4,054.5
<b>PIO0_43</b>	B5	G9	317	1,524.48	4,156.5
<b>PIO0_44</b>	A4	A3	318	1,489.48	4,054.5
<b>PIO0_45</b>	—	A4	319	1,454.48	4,156.5
<b>PIO0_46</b>	—	A2	320	1,419.48	4,054.5
<b>PIO0_47</b>	—	C7	321	1,384.48	4,156.5
<b>PIO0_48</b>	—	C6	322	1,331.98	4,054.5
<b>VCCIO_0</b>	A8	K10	323	1,281.98	4,156.5
<b>VCCIO_0</b>	—	—	324	1,231.98	4,054.5
<b>PIO0_49</b>	—	E8	325	1,181.98	4,156.5
<b>PIO0_50</b>	B4	A1	326	1,131.98	4,054.5
<b>PIO0_51</b>	C4	E7	327	1,081.98	4,156.5
<b>PIO0_52</b>	A3	C5	328	1,031.98	4,054.5
<b>PIO0_53</b>	B3	E6	329	981.98	4,156.5
<b>PIO0_54</b>	D5	C3	330	931.98	4,054.5
<b>GND</b>	A9	L11	331	881.98	4,156.5
<b>GND</b>	—	—	332	831.98	4,054.5
<b>PIO0_55</b>	B2	G8	333	781.98	4,156.5
<b>PIO0_56</b>	A2	C4	334	731.98	4,054.5
<b>PIO0_57</b>	A1	H10	335	681.98	4,156.5
<b>PIO0_58</b>	—	E5	336	631.98	4,054.5
<b>PIO0_59</b>	—	H9	337	581.98	4,156.5


## Programmable Input/Output (PIO) Block

Table 55 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 57 and Figure 58. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

**Figure 57: Programmable I/O (PIO) Pad-to-Pad Timing Circuit**



**Figure 58: Programmable I/O (PIO) Sequential Timing Circuit**



**Table 55: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)**

Symbol	From	To	Description	Device: iCE65		L01		L04, L08		Units
				Power-Speed Grad		-T	-L	-T		
				Nominal VCC	1.2 V	1.0 V	1.2 V	1.2 V		
<b>Synchronous Output Paths</b>										
$t_{OCKO}$	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip-flop to PIO output pad.		4.7	13.8	7.3	5.6		ns
$t_{GBCKIO}$	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.		2.1	7.3	3.8	2.6		ns
<b>Synchronous Input Paths</b>										
$t_{SUPDIN}$	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay.		0	0	0	0		ns
$t_{HDPDIN}$	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.		2.7	7.1	3.6	2.8		ns
<b>Pad to Pad</b>										
$t_{PADIN}$	PIO input	Inter-connect	Asynchronous delay from PIO input pad to adjacent interconnect.		2.5	9.5	5.0	3.2		ns
$t_{PADO}$	Inter-connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.		4.5	14.6	7.7	6.2		ns