

Welcome to [E·XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,


### Details

Product Status	Obsolete
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	72
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l04f-lvq100i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l04f-lvq100i</a>

## Implementing Subtractors, Decrementers

As mentioned earlier, the Carry Logic generates a High output whenever the sum of  $I1 + I2 + \text{CARRY\_IN}$  generates a carry. The Carry Logic does not specifically have a subtract mode. To implement a subtract function or decrement function, logically invert either the  $I1$  or  $I2$  input and invert the initial carry input. This performs a 2s complement subtract operation.

**Figure 6: Two-bit Adder Example**



If not connected to an external SPI PROM, the four pins associated with the [SPI Master Configuration Interface](#) can be used as PIO pins, supplied by the SPI\_VCC input, essentially forming a fifth “mini” I/O bank. If using an SPI Flash PROM, then connect SPI\_VCC to 3.3V.

## I/O Banks 0, 1, 2, SPI and Bank 3 of iCE65L01

[Table 6](#) highlights the available I/O standards when using an iCE65 device, indicating the drive current options, and in which bank(s) the standard is supported. I/O Banks 0, 1, 2 and SPI interface support the same standards. I/O Bank 3 has additional capabilities in iCE65L04 and iCE65L08, including support for MDDR memory standards and LVDS differential I/O.

**Table 6: I/O Standards for I/O Banks 0, 1, 2, SPI Interface Bank, and Bank 3 of iCE65L01**

I/O Standard	Supply Voltage	Drive Current (mA)	Attribute Name
5V Input Tolerance	3.3V	N/A	N/A
LVCN0533	3.3V	±11	SB_LVCMOS
LVCN0525	2.5V	±8	
LVCN0518	1.8V	±5	
LVCN0515 outputs	1.5V	±4	

## IBIS Models for I/O Banks 0, 1, 2 and the SPI Bank

The IBIS (I/O Buffer Information Specification) file that describes the output buffers used in I/O Banks 0, 1, 2, SPI Bank and Bank 3 of iCE65L01 is available from the following link.

- [IBIS Models for I/O Banks 0, 1, 2, SPI Bank and Bank 3 of iCE65L01](#)


## I/O Bank 3 of iCE65L04 and iCE65L08

I/O Bank 3, located along the left edge of the die, has additional special I/O capabilities to support memory components and differential I/O signaling (LVDS). [Table 7](#) lists the various I/O standards supported by I/O Bank 3. The SSTL2 and SSTL18 I/O standards require the VREF voltage reference input pin which is only available on the CB284 package. Also see [Table 5I](#) for electrical characteristics.

**Table 7: I/O Standards for I/O Bank 3 Only of iCE65L04 and iCE65L08**

I/O Standard	Supply Voltage	VREF Pin (CB284 or DiePlus) Required?	Target Drive Current (mA)	Attribute Name
LVCN0533	3.3V	No	±8	SB_LVCMOS33_8
LVCN0525	2.5V	No	±16	SB_LVCMOS25_16
			±12	SB_LVCMOS25_12
			±8	SB_LVCMOS25_8
			±4	SB_LVCMOS25_4
LVCN0518	1.8V	No	±10	SB_LVCMOS18_10
			±8	SB_LVCMOS18_8
			±4	SB_LVCMOS18_4
			±2	SB_LVCMOS18_2
LVCN0515	1.5V	No	±4	SB_LVCMOS15_4
			±2	SB_LVCMOS15_2
SSTL2_II	2.5V	Yes	±16.2	SB_SSTL2_CLASS_2
SSTL2_I			±8.1	SB_SSTL2_CLASS_1
SSTL18_II	1.8V	Yes	±13.4	SB_SSTL18_FULL
SSTL18_I			±6.7	SB_SSTL18_HALF
MDDR	1.8V	No	±10	SB_MDDR10
			±8	SB_MDDR8
			±4	SB_MDDR4
			±2	SB_MDDR2
LVDS	2.5V	No	N/A	SB_LVDS_INPUT


**Figure 8: Differential Inputs in iCE65L04 and iCE65L08 I/O Bank 3**



### Differential Outputs in Any Bank

Differential outputs are built using a pair of single-ended PIO pins as shown in Figure 9. Each differential I/O pair requires a three-resistor termination network to adjust output characteristic to match those for the specific differential I/O standard. The output characteristics depend on the values of the parallel resistors ( $R_P$ ) and series resistor ( $R_S$ ). Differential outputs must be located in the same I/O tile.

**Figure 9: Differential Output Pair**




For electrical characteristics, see “Differential Outputs” on page 100.

The PIO pins that make up a differential output pair are indicated with a blue bounding box in the in the tables in “Die Cross Reference” starting on page 84.



Note the clock differences between the iCE65L04 and iCE65L08 in the CBI96 package.

### Figure 15: GBIN/PIO Pin



### ***Differential Global Buffer Input***

All eight global buffer inputs support single-ended I/O standards such as LVCMOS. Global buffer GBUF7 in I/O Bank 3 also provides an optional direct SubLVDS, LVDS, or LVPECL differential clock input, as shown in [Figure 16](#). The GBIN7 and its associated differential I/O pad accept a differential clock signal. A 100  $\Omega$  termination resistor is required across the two pads. Optionally, swap the outputs from the LVDS or LVPECL clock driver to invert the clock as it enters the iCE65 device.

### Figure 16: LVDS or LVPECL Clock Input




Table 15 lists the pin or ball numbers for the differential global buffer input by package style. Although this differential input is the only one that connects directly to a global buffer, other differential inputs can connect to a global buffer using general-purpose interconnect, with slightly more signal delay.

**Table 15: Differential Global Buffer Input Ball/Pin Number by Package**


Differential Global Buffer Input (GBIN)	I/O Bank	VQ100	CB132	'L04 CB196	'L08 CB196	CB284
<b>GBIN7/DPxxB</b>	3	13	N/A	G1	H3	L5
<b>DPxxA</b>		12	N/A	G2	H4	L3



The differential global buffer input is not available for iCE65 devices in the CBI32 package. This restriction is an artifact of the pin compatibility between the CBI32 and CB284 package.

Note the clock differences between the iCE65L04 and iCE65L08 in the CBI96 package.

**Figure 20: Device Configuration Control Flow**



## Configuration Image Size

Table 23 shows the number of memory bits required to configure an iCE65 device. Two values are provided for each device. The “Logic Only” value indicates the minimum configuration size, the number of bits required to configure only the logic fabric, leaving the RAM4K blocks uninitialized. The “Logic + RAM4K” column indicates the maximum configuration size, the number of bits to configure the logic fabric and to pre-initialize all the RAM4K blocks.


**Figure 21: iCE65 Configuration Control Pins**

Figure 21 shows the two iCE65 configuration control pins, **CRESET\_B** and **CDONE**. Table 23 lists the ball/pin numbers for the configuration control pins by package. When driven Low for at least 200 ns, the dedicated Configuration Reset input, **CRESET\_B**, resets the iCE65 device. When **CRESET\_B** returns High, the iCE65 FPGA restarts the configuration process from its power-on conditions (**Cold Boot**). The **CRESET\_B** pin is a pure input with no internal pull-up resistor. If driven by open-drain driver or un-driven, then connect the **CRESET\_B** pin to a 10 kΩ pull-up resistor connected to the **VCCIO\_2** supply.

**Table 23: Configuration Control Ball/Pin Numbers by Package**

Configuration Control Pins	CB81	QN84	VQ100	CB132	CB196	CB284
<b>CRESET_B</b>	J6	A21	44	L10	L10	R14
<b>CDONE</b>	H6	B16	43	M10	M10	T14

The iCE65 device signals the end of the configuration process by actively turning off the internal pull-down transistor on the Configuration Done output pin, **CDONE**. The pin has a permanent, weak internal pull-up resistor to the **VCCIO\_2** rail. If the iCE65 device drives other devices, then optionally connect the **CDONE** pin to a 10 kΩ pull-up resistor connected to the **VCCIO\_2** supply.

The PIO pins activate according to their configured function after 49 configuration clock cycles. The internal oscillator is the configuration clock source for the **SPI Master Configuration Interface** and when configuring from

**\* Note:** only 14 of the 16 RAM4K Memory Blocks may be pre-initialized in the iCE65L01.

Nonvolatile Configuration Memory (NVCN). When using the **SPI Peripheral Configuration Interface**, the configuration clock source is the **SPI\_SCK** clock input pin.

### Internal Oscillator

During SPI Master or NVCN configuration mode, the controlling clock signal is generated from an internal oscillator. The oscillator starts operating at the **Default** frequency. During the configuration process, however, bit settings within the configuration bitstream can specify a higher-frequency mode in order to maximize SPI bandwidth and reduce overall configuration time. See **Table 57: Internal Oscillator Frequency** on page 105 for the specified oscillator frequency range.

Using the **SPI Master Configuration Interface**, internal oscillator controls all the interface timing and clocks the SPI serial Flash PROM via the **SPI\_SCK** clock output pin.


The oscillator output, which also supplies the SPI SCK clock output during the SPI Flash configuration process, has a 50% duty cycle.

### Internal Device Reset

Figure 22 presents the various signals that internally reset the iCE65 internal logic.

- Power-On Reset (POR)
- **CRESET\_B** Pin
- JTAG Interface

**Figure 22: iCE65 Internal Reset Circuitry**



### Power-On Reset (POR)

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI\_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. Table 24 shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCN) requires that the VPP\_2V5 supply be connected, even if the application does not use the NVCN.

**Table 24: Power-on Reset (POR) Voltage Resources**

Supply Rail	iCE65 Production Devices
<b>VCC</b>	Yes
<b>SPI_VCC</b>	Yes
<b>VCCIO_1</b>	No
<b>VCCIO_2</b>	Yes
<b>VPP_2V5</b>	Yes

### CRESET\_B Pin

The CRESET\_B pin resets the iCE65 internal logic when Low.

### JTAG Interface

Specific command sequences also reset the iCE65 internal logic.

### SPI Master Configuration Interface

All iCE65 devices, including those with NVCN, can be configured from an external, commodity SPI serial Flash PROM, as shown in Figure 23. The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC\_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.



## iCE65 Pin Descriptions

Table 36 lists the various iCE65 pins, alphabetically by name. The table indicates the directionality of the signal and the associated I/O bank. The table also indicates if the signal has an internal pull-up resistor enabled during configuration. Finally, the table describes the function of the pin.

**Table 36: iCE65 Pin Description**

Signal Name	Direction	I/O Bank	Pull-up during Config	Description
<b>CDONE</b>	Output	2	Yes	Configuration Done. Dedicated output. Includes a permanent weak pull-up resistor to <a href="#">VCCIO_2</a> . If driving external devices with CDONE output, connect a 10 kΩ pull-up resistor to <a href="#">VCCIO_2</a> .
<b>CRESET_B</b>	Input	2	No	Configuration Reset, active Low. Dedicated input. No internal pull-up resistor. Either actively drive externally or connect a 10 kΩ pull-up resistor to <a href="#">VCCIO_2</a> .
<b>GBIN0/PIO0</b> <b>GBIN1/PIO0</b>	Input/IO	0	Yes	Global buffer input from I/O Bank 0. Optionally, a full-featured PIO pin.
<b>GBIN2/PIO1</b> <b>GBIN3/PIO1</b>	Input/IO	1	Yes	Global buffer input from I/O Bank 1. Optionally, a full-featured PIO pin.
<b>GBIN4/PIO2</b> <b>GBIN5/PIO2</b>	Input/IO	2	Yes	Global buffer input from I/O Bank 2. Optionally, a full-featured PIO pin.
<b>GBIN6/PIO3</b>	Input/IO	3	No	Global buffer input from I/O Bank 3. Optionally, a full-featured PIO pin.
<b>GBIN7/PIO3</b>	Input/IO	3	No	Global buffer input from I/O Bank 3. Optionally, a full-featured PIO pin. Optionally, a differential clock input using the associated differential input pin.
<b>GND</b>	Supply	All	N/A	Ground. All must be connected.
<b>PIOx_yy</b>	I/O	0,1,2	Yes	Programmable I/O pin defined by the iCE65 configuration bitstream. The 'x' number specifies the I/O bank number in which the I/O pin resides. The 'yy' number specifies the I/O number in that bank.
<b>PIO2/CBSEL0</b>	Input/IO	2	Yes	Optional ColdBoot configuration SElect input, if ColdBoot mode is enabled. A full-featured PIO pin after configuration.
<b>PIO2/CBSEL1</b>	Input/IO	2	Yes	Optional ColdBoot configuration SElect input, if ColdBoot mode is enabled. A full-featured PIO pin after configuration.
<b>PIO3_yy/ DPwwz</b>	I/O	3	No	Programmable I/O pin that is also half of a differential I/O pair. Only available in I/O Bank 3. The 'yy' number specifies the I/O number in that bank. The 'ww' number indicates the differential I/O pair. The 'z' indicates the polarity of the pin in the differential pair. 'A'=negative input. 'B'=positive input.
<b>PIOS/SPI_SO</b>	I/O	SPI	Yes	SPI Serial Output. A full-featured PIO pin after configuration.
<b>PIOS /SPI_SI</b>	I/O	SPI	Yes	SPI Serial Input. A full-featured PIO pin after configuration.
<b>PIOS / SPI_SS_B</b>	I/O	SPI	Yes	SPI Slave Select. Active Low. Includes an internal weak pull-up resistor to SPI_VCC during configuration. During configuration, the logic level sampled on this pin determines the configuration mode used by the iCE65 device, as shown in <a href="#">Figure 20</a> . An input when sampled at the start of configuration. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in SPI Flash configuration mode. A full-featured PIO pin after configuration.
<b>PIOS/ SPI_SCK</b>	I/O	SPI	Yes	SPI Slave Clock. An input when in SPI Peripheral configuration mode (SPI_SS_B = Low). An output when in SPI Flash configuration mode. A full-featured PIO pin after configuration.
<b>TDI</b>	Input	1	No	JTAG Test Data Input. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> . Tie off to GND when unused.


Signal Name	Direction	I/O Bank	Pull-up during Config	Description
<b>TMS</b>	Input	1	No	JTAG Test Mode Select. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> . Tie off to GND when unused.
<b>TCK</b>	Input	1	No	JTAG Test Clock. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> . Tie off to GND when unused.
<b>TDO</b>	Output	1	No	JTAG Test Data Output.
<b>TRST_B</b>	Input	1	No	JTAG Test Reset, active Low. Keep Low during normal operation; High for JTAG operation.
<b>VCC</b>	Supply	All	N/A	Internal core voltage supply. All must be connected.
<b>VCCIO_0</b>	Supply	0	N/A	Voltage supply to I/O Bank 0. All such pins or balls on the package must be connected. Can be disconnected or turned off without affecting the <a href="#">Power-On Reset (POR)</a> circuit.
<b>VCCIO_1</b>	Supply	1	N/A	Voltage supply to I/O Bank 1. All such pins or balls on the package must be connected. Required to guarantee a valid input voltage on <a href="#">TRST_B</a> JTAG pin.
<b>VCCIO_2</b>	Supply	2	N/A	Voltage supply to I/O Bank 2. All such pins or balls on the package must be connected. Required input to the <a href="#">Power-On Reset (POR)</a> circuit.
<b>VCCIO_3</b>	Supply	3	N/A	Voltage supply to I/O Bank 3. All such pins or balls on the package must be connected. Can be disconnected or turned off without affecting the <a href="#">Power-On Reset (POR)</a> circuit.
<b>SPI_VCC</b>	Supply	SPI	N/A	SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM. Required input to the <a href="#">Power-On Reset (POR)</a> circuit.
<b>VPP_FAST</b>	Supply	All	N/A	Direct programming voltage supply. If unused, leave floating or unconnected during normal operation.
<b>VPP_2V5</b>	Supply	All	N/A	Programming supply voltage. When the iCE65 device is active, VPP_2V5 must be in the valid range between 2.3 V to 3.47 V to release the Power-On Reset circuit, even if the application is not using the NVCM.
<b>VREF</b>	Voltage Reference	3	N/A	Input reference voltage in I/O Bank 3 for the SSTL I/O standard. This pin only appears on the CB284 package and for die-based products.

N/A = Not Applicable

## iCE65 Package Footprint Diagram Conventions

Figure 31 illustrates the naming conventions used in the following footprint diagrams. Each PIO pin is associated with an I/O Bank. PIO pins in I/O Bank 3 that support differential inputs are also numbered by differential input pair.

**Figure 31: CB Package Footprint Diagram Conventions**



## Pinout Table

Table 38 provides a detailed pinout table for the QN84 package. Pins are generally arranged by I/O bank, then by ball function. The QN84 package has no JTAG pins.


Table 38: iCE65 QN84 Chip-scale BGA Pinout Table

Ball Function	Ball Number	Pin Type	Bank
<b>GBIN0/PIO0</b>	B32	GBIN	0
<b>GBIN1/PIO0</b>	A43	GBIN	0
<b>PIO0</b>	A38	PIO	0
<b>PIO0</b>	A39	PIO	0
<b>PIO0</b>	A40	PIO	0
<b>PIO0</b>	A41	PIO	0
<b>PIO0</b>	A44	PIO	0
<b>PIO0</b>	A45	PIO	0
<b>PIO0</b>	A46	PIO	0
<b>PIO0</b>	A47	PIO	0
<b>PIO0</b>	A48	PIO	0
<b>PIO0</b>	B29	PIO	0
<b>PIO0</b>	B30	PIO	0
<b>PIO0</b>	B31	PIO	0
<b>PIO0</b>	B34	PIO	0
<b>PIO0</b>	B35	PIO	0
<b>PIO0</b>	B36	PIO	0
<b>VCCIO_0</b>	A42	VCCIO	0
<b>GBIN2/PIO1</b>	B22	GBIN	1
<b>GBIN3/PIO1</b>	A29	GBIN	1
<b>PIO1</b>	A25	PIO	1
<b>PIO1</b>	A26	PIO	1
<b>PIO1</b>	A27	PIO	1
<b>PIO1</b>	A31	PIO	1
<b>PIO1</b>	A32	PIO	1
<b>PIO1</b>	A33	PIO	1
<b>PIO1</b>	A34	PIO	1
<b>PIO1</b>	A35	PIO	1
<b>PIO1</b>	B19	PIO	1
<b>PIO1</b>	B20	PIO	1
<b>PIO1</b>	B21	PIO	1
<b>PIO1</b>	B23	PIO	1
<b>PIO1</b>	B24	PIO	1
<b>PIO1</b>	B26	PIO	1
<b>PIO1</b>	B27	PIO	1
<b>VCCIO_1</b>	B25	VCCIO	1
<b>CDONE</b>	B16	CONFIG	2
<b>CRESET_B</b>	A21	CONFIG	2
<b>GBIN4/PIO2</b>	A14	GBIN	2
<b>GBIN5/PIO2</b>	A16	GBIN	2
<b>PIO2</b>	A13	PIO	2
<b>PIO2</b>	B12	PIO	2
<b>PIO2</b>	A19	PIO	2
<b>PIO2</b>	B10	PIO	2
<b>PIO2</b>	B11	PIO	2
<b>PIO2</b>	B13	PIO	2

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO2</b>	B14	PIO	2
<b>PIO2/CBSEL0</b>	B15	PIO	2
<b>PIO2/CBSEL1</b>	A20	PIO	2
<b>VCCIO_2</b>	A17	PIO	2
<b>GBIN6/PIO3</b>	A9	GBIN	3
<b>GBIN7/PIO3</b>	A8	GBIN	3
<b>PIO3</b>	A1	PIO	3
<b>PIO3</b>	A2	PIO	3
<b>PIO3</b>	A3	PIO	3
<b>PIO3</b>	A4	PIO	3
<b>PIO3</b>	A5	PIO	3
<b>PIO3</b>	A10	PIO	3
<b>PIO3</b>	A11	PIO	3
<b>PIO3</b>	A12	PIO	3
<b>PIO3</b>	B1	PIO	3
<b>PIO3</b>	B2	PIO	3
<b>PIO3</b>	B3	PIO	3
<b>PIO3</b>	B4	PIO	3
<b>PIO3</b>	B5	PIO	3
<b>PIO3</b>	B7	PIO	3
<b>PIO3</b>	B8	PIO	3
<b>PIO3</b>	B9	PIO	3
<b>VCCIO_3</b>	B6	VCCIO	3
<b>PIOS/SPI_SO</b>	B17	SPI	SPI
<b>PIOS/SPI_SI</b>	A22	SPI	SPI
<b>PIOS/SPI_SCK</b>	A23	SPI	SPI
<b>PIOS/SPI_SS_B</b>	B18	SPI	SPI
<b>SPI_VCC</b>	A24	SPI	SPI
<b>GND</b>	A6	GND	GND
<b>GND</b>	A18	GND	GND
<b>GND</b>	A30	GND	GND
<b>GND</b>	B33	GND	GND
<b>VCC</b>	A7	VCC	VCC
<b>VCC</b>	A15	VCC	VCC
<b>VCC</b>	A28	VCC	VCC
<b>VCC</b>	B28	VCC	VCC
<b>VPP_2V5</b>	A36	VPP	VPP
<b>VPP_FAST</b>	A37	VPP	VPP

Figure 38: VQ100 Package Mechanical Drawing: NVCM Programmed Device Marking



Description		Symbol	Min.	Nominal	Max.	Units
Leads per Edge	X			25		Leads
	Y			25		
Number of Signal Leads		n		100		mm
Maximum Size (lead tip to lead tip)	X	E	—	16.0	—	
	Y	D	—	16.0	—	
Body Size	X	E1	—	14.0	—	
	Y	D1	—	14.0	—	
Edge Pin Center to Center	X	E2	—	12.0	—	
	Y	D2	—	12.0	—	
Lead Pitch		e	—	0.50	—	
Lead Width		b	0.17	0.20	0.27	
Total Package Height		A	—	1.20	—	
Stand Off		A1	0.05	—	0.15	
Body Thickness		A2	0.95	1.00	1.05	
Lead Length		L1	—	1.00	—	
Lead Thickness		c	0.09	—	0.20	
Coplanarity			—	0.08	—	

Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65L01F	Part number
	-T	Power/Speed
	ENG	Engineering
3	VQ100C	Package type and
	NXXXXXXX	Lot number
4	ZZZZZZZZ	NVCM Program. code
5	YYWW	Date Code
6	© CCCCCC	Country


Thermal Resistance

Junction-to-Ambient $\theta_{JA}$ (°C/W)	
0 LFM	200 LFM
38	32

## Package Mechanical Drawing

**Figure 40: CB121 Package Mechanical Drawing**

**CB121:** 6 x 6 mm, 121-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array



Description	Symbol	Min.	Nominal	Max.	Units
Number of Ball Columns	X		11		Columns
Number of Ball Rows	Y		11		Rows
Number of Signal Balls	n		121		Balls
Body Size	X	E	5.90	6.00	mm
	Y	D	5.90	6.00	
Ball Pitch	e	—	0.50	—	
Ball Diameter	b	0.2	—	0.3	
Edge Ball Center to Center	X	E1	—	5.00	
	Y	D1	—	5.00	
Package Height	A	—	—	1.00	
Stand Off	A1	0.12	—	0.20	

### Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65L01F	Part number
	-T	Power/Speed
3	CB121I	Package type
	ENG	Engineering
4	NXXXX	Lot Number
5	YYWW	Date Code
6	© CCCCC	Country

### Thermal Resistance

Junction-to-Ambient $\theta_{JA}$ ( $^{\circ}\text{C}/\text{W}$ )	
0 LFM	200 LFM
64	55



## Pinout Table

Table 44 provides a detailed pinout table for the two chip-scale BGA packages. Pins are generally arranged by I/O bank, then by ball function. The balls with a black circle (●) are unconnected balls (N.C.) for the iCE65L04 in the CB284 package. The CB132 package fits within the CB284 package footprint as shown in Figure 48. The right-most column shows which CB132 ball corresponds to the CB284.

The table also highlights the differential I/O pairs in I/O Bank 3.

**Table 44: iCE65 CB284 Chip-scale BGA Pinout Table (with CB132 cross reference)**

Ball Function	Ball Number		Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04	iCE65L08	iCE65L04	iCE65L08		
<b>GBIN0/PIO0</b>	E10		GBIN	GBIN	0	A6
<b>GBIN1/PIO0</b>	E11		GBIN	GBIN	0	A7
<b>PIO0 (●)</b>	A1		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A2		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A3		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A4		N.C.	PIO	0	—
<b>PIO0</b>	A5		PIO	PIO	0	—
<b>PIO0</b>	A6		PIO	PIO	0	—
<b>PIO0</b>	A7		PIO	PIO	0	—
<b>PIO0 (●)</b>	A9		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A10		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A11		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A12		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A13		N.C.	PIO	0	—
<b>PIO0</b>	A15		PIO	PIO	0	—
<b>PIO0</b>	A16		PIO	PIO	0	—
<b>PIO0</b>	A17		PIO	PIO	0	—
<b>PIO0</b>	A18		PIO	PIO	0	—
<b>PIO0 (●)</b>	A14		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A19		N.C.	PIO	0	—
<b>PIO0 (●)</b>	A20		N.C.	PIO	0	—
<b>PIO0</b>	C3		PIO	PIO	0	—
<b>PIO0</b>	C4		PIO	PIO	0	—
<b>PIO0</b>	C5		PIO	PIO	0	—
<b>PIO0</b>	C6		PIO	PIO	0	—
<b>PIO0</b>	C7		PIO	PIO	0	—
<b>PIO0</b>	C9		PIO	PIO	0	—
<b>PIO0</b>	C10		PIO	PIO	0	—
<b>PIO0</b>	C11		PIO	PIO	0	—
<b>PIO0</b>	C13		PIO	PIO	0	—
<b>PIO0</b>	C14		PIO	PIO	0	—
<b>PIO0</b>	C15		PIO	PIO	0	—
<b>PIO0</b>	C16		PIO	PIO	0	—
<b>PIO0</b>	C17		PIO	PIO	0	—
<b>PIO0</b>	C18		PIO	PIO	0	—
<b>PIO0</b>	C19		PIO	PIO	0	—
<b>PIO0</b>	E5		PIO	PIO	0	A1
<b>PIO0</b>	E6		PIO	PIO	0	A2
<b>PIO0</b>	E7		PIO	PIO	0	A3
<b>PIO0</b>	E8		PIO	PIO	0	A4
<b>PIO0</b>	E9		PIO	PIO	0	A5
<b>PIO0</b>	E14		PIO	PIO	0	A10



## Die Cross Reference

The tables in this section list all the pads on a specific die type and provide a cross reference on how a specific pad connects to a ball or pin in each of the available package offerings. Similarly, the tables provide the pad coordinates for the die-based version of the product (DiePlus). These tables also provide a way to prototype with one package option and then later move to a different package or die.

As described in “[Input and Output Register Control per PIO Pair](#)” on page 16, PIO pairs share register control inputs. Similarly, as described in “[Differential Inputs and Outputs](#)” on page 12, a PIO pair can form a differential input or output. PIO pairs in I/O Bank 3 are optionally differential inputs or differential outputs. PIO pairs in all other I/O Banks are optionally differential outputs. In the tables, differential pairs are surrounded by a heavy blue box.

### iCE65L04

Table 45 lists all the pads on the iCE65L04 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65L04 DiePlus product, please refer to the following data sheet.

DiePlus Advantage FPGA Known Good Die

**Table 45: iCE65L04 Die Cross Reference**

iCE65L04 Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO3_00/DP00A</b>	1	B1	C1	F5	1	129.40	2,687.75
<b>PIO3_01/DP00B</b>	2	C1	B1	G5	2	231.40	2,642.74
<b>PIO3_02/DP01A</b>	3	C3	D3	G7	3	129.40	2,597.75
<b>PIO3_03/DP01B</b>	4	D3	C3	H7	4	231.40	2,552.74
<b>GND</b>	5	F1	F1	K5	5	129.40	2,507.75
<b>GND</b>	—	—	—	—	6	231.40	2,462.74
<b>VCCIO_3</b>	6	E3	E3	J7	7	129.40	2,417.75
<b>VCCIO_3</b>	—	—	—	—	8	231.40	2,372.74
<b>PIO3_04/DP02A</b>	7	D4	D1	H8	9	129.40	2,327.75
<b>PIO3_05/DP02B</b>	8	E4	D2	J8	10	231.40	2,292.74
<b>PIO3_06/DP03A</b>	—	D1	E1	H5	11	129.40	2,257.75
<b>PIO3_07/DP03B</b>	—	E1	E2	J5	12	231.40	2,222.74
<b>VCC</b>	—	—	H9	D3	13	129.40	2,187.75
<b>PIO3_08/DP04A</b>	9	F4	D4	K8	14	231.40	2,152.74
<b>PIO3_09/DP04B</b>	10	F3	E4	K7	15	129.40	2,117.75
<b>PIO3_10/DP05A</b>	—	—	F3	E3	16	231.40	2,082.74
<b>PIO3_11/DP05B</b>	—	—	F4	F3	17	129.40	2,047.75
<b>GND</b>	—	H6	A9	M10	18	231.40	2,012.74
<b>PIO3_12/DP06A</b>	—	—	F5	G3	19	129.40	1,977.75
<b>PIO3_13/DP06B</b>	—	—	E5	H3	20	231.40	1,942.74
<b>GND</b>	—	—	A9	J3	21	129.40	1,907.75
<b>GND</b>	—	—	—	—	22	231.40	1,872.74
<b>PIO3_14/DP07A</b>	—	—	—	H1	23	129.40	1,837.75
<b>PIO3_15/DP07B</b>	—	—	—	J1	24	231.40	1,802.74
<b>VCCIO_3</b>	—	—	K1	K3	25	129.40	1,767.75
<b>VCC</b>	11	G6	G6	L10	26	231.40	1,732.74
<b>PIO3_16/DP08A</b>	—	—	—	K1	27	129.40	1,697.75
<b>PIO3_17/DP08B</b>	—	—	—	L1	28	231.40	1,662.74

# iCE65 Ultra Low-Power mobileFPGA™ Family

iCE65L08 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
PIO3_44/DP22A	M1	U3	86	231.735	777.67
PIO3_45/DP22B	M2	V3	87	129.735	732.67
PIO3_46/DP23A	N1	U5	88	231.735	687.67
PIO3_47/DP23B	N2	V5	89	129.735	642.67
PIO3_48/DP24A	—	W3	90	231.735	597.67
PIO3_49/DP24B	—	Y3	91	129.735	552.665
PIO2_00	P1	AB2	92	510.0	139.5
PIO2_01	M3	R8	93	560.0	37.5
PIO2_02	P2	Y4	94	610.0	139.5
GND	P6	AB5	95	660.0	37.5
GND	—	—	96	710.0	139.5
PIO2_03	M4	T7	97	760.0	37.5
PIO2_04	N3	AB3	98	810.0	139.5
PIO2_05	—	R9	99	859.3	37.5
PIO2_06	—	Y5	100	910.0	139.5
PIO2_07	L4	T8	101	960.0	37.5
PIO2_08	P3	V6	102	1,012.5	139.5
VCCIO_2	M5	T9	103	1,047.5	37.5
VCCIO_2	—	—	104	1,082.5	139.5
PIO2_09	P4	R10	105	1,117.5	37.5
PIO2_10	N4	AB4	106	1,152.5	139.5
GND	H8	V10	107	1,187.5	37.5
GND	—	—	108	1,222.5	139.5
PIO2_11	K5	V7	109	1,257.5	37.5
PIO2_12	P5	Y7	110	1,292.5	139.5
PIO2_13	—	V9	111	1,327.5	37.5
PIO2_14	—	Y6	112	1,362.5	139.5
PIO2_15	—	AB7	113	1,397.5	37.5
PIO2_16	—	AB6	114	1,432.5	139.5
PIO2_17	L5	Y9	115	1,467.5	37.5
PIO2_18	N5	V8	116	1,502.3	139.5
GND	P6	N12	117	1,537.3	37.5
GND	—	—	118	1,572.5	139.5
PIO2_19	N6	AB8	119	1,607.5	37.5
PIO2_20	K6	AB9	120	1,642.5	139.5
VCC	J7	Y8	121	1,677.5	37.5
VCC	—	—	122	1,712.5	139.5
PIO2_21	L6	T10	123	1,747.5	37.5
PIO2_22	M6	AB10	124	1,782.5	139.5
PIO2_23	—	AB11	125	1,817.5	37.5
PIO2_24	—	AB12	126	1,852.5	139.5
PIO2_25	L7	Y10	127	1,887.5	37.5
PIO2_26	P7	AB13	128	1,922.5	139.5
PIO2_27	K7	AB14	129	1,957.5	37.5
VCCIO_2	N10	Y11	130	1,992.5	139.5
VCCIO_2	—	—	131	2,027.5	37.5

## Electrical Characteristics

All parameter limits are specified under worst-case supply voltage, temperature, and processing conditions.

### Absolute Maximum Ratings

Stresses beyond those listed under Table 47 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

**Table 47: Absolute Maximum Ratings**

Symbol	Description	Min	Max	Units
<b>VCC</b>	Core supply Voltage	−0.5	1.42	V
<b>VPP_2V5</b>	VPP_2V5 NVCM programming and operating supply			V
<b>VPP_FAST</b>	Optional fast NVCM programming supply			V
<b>VCCIO_0</b> <b>VCCIO_1</b> <b>VCCIO_2</b> <b>SPI_VCC</b>	I/O bank supply voltage (I/O Banks 0, 1, and 2 plus SPI interface)	−0.5	4.00	V
<b>VCCIO_3</b>	I/O Bank 3 supply voltage	−0.5	iCE65L01: 4.00 iCE65L04/08: 3.6	V
<b>VIN_0</b> <b>VIN_1</b> <b>VIN_2</b> <b>VIN_SPI</b>	Voltage applied to PIO pin within a specific I/O bank (I/O Banks 0, 1, and 2 plus SPI interface)	−1.0	5.5	V
<b>VIN_3</b> <b>VIN_VREF</b>	Voltage applied to PIO pin within I/O Bank 3	−0.5	iCE65L01: 4.00 iCE65L04/08: 3.6	V
<b>IOUT</b>	DC output current per pin	—	20	mA
<b>T<sub>J</sub></b>	Junction temperature	−55	125	°C
<b>T<sub>STG</sub></b>	Storage temperature, no bias	−65	150	°C

### Recommended Operating Conditions

**Table 48: Recommended Operating Conditions**

Symbol	Description		Minimum	Nominal	Maximum	Units
VCC	Core supply voltage	–L: Ultra-Low Power mode	0.95	1.00	1.05	V
		–L: Low Power	1.14	1.20	1.26	V
		–T: High Performance				
VPP_2V5	VPP_2V5 NVCM programming and operating supply	Release from Power-on Reset	1.30	—	3.47	V
		Configure from NVCM	2.30	—	3.47	V
		NVCM programming	2.30	—	3.00	V
VPP_FAST	Optional fast NVCM programming supply		Leave unconnected in application			
SPI_VCC	SPI interface supply voltage		1.71	—	3.47	V
VCCIO_0 VCCIO_1 VCCIO_2 VCCIO_3 SPI_VCC	I/O standards, all banks*	<b>LVC MOS33</b>	3.14	3.30	3.47	V
		<b>Non-standard voltage:</b> in between 2.5V and 3.3V use LVC MOS25 in iCEcube2	Nominal –5%	2.5< Nominal <3.3	Nominal +5%	V
		<b>LVC MOS25, LVDS</b>	2.38	2.50	2.63	V
		<b>LVC MOS18, SubLVDS</b>	1.71	1.80	1.89	V
		<b>LVC MOS15</b>	1.43	1.50	1.58	V
VCCIO_3	I/O standards only available in iCE65L04/08 I/O Bank 3*	<b>SSTL2</b>	2.38	2.50	2.63	V
		<b>SSTL18</b>	1.71	1.80	1.89	V
		<b>MDDR</b>	1.71	1.80	1.89	V
T <sub>A</sub>	Ambient temperature	Commercial (C)	0	—	70	°C
		Industrial (I)	–40	—	85	°C
T <sub>PROG</sub>	NVCM programming temperature		10	25	30	°C


#### NOTE:

VPP\_FAST is only used for fast production programming. Leave floating or unconnected in application. When the iCE65 device is active, VPP\_2V5 must be connected to a valid voltage.


## Programmable Input/Output (PIO) Block

Table 55 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 57 and Figure 58. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

**Figure 57: Programmable I/O (PIO) Pad-to-Pad Timing Circuit**



**Figure 58: Programmable I/O (PIO) Sequential Timing Circuit**



**Table 55: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)**

Symbol	From	To	Device: iCE65	L01	L04, L08		Units	
			Power/Speed Grad	−T	−L			−T
			Nominal VCC	1.2 V	1.0 V	1.2 V		1.2 V
			Description	Typ.	Typ.	Typ.		Typ.
Synchronous Output Paths								
t <sub>OCKO</sub>	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip-flop to PIO output pad.	4.7	13.8	7.3	5.6	ns
t <sub>GBCKIO</sub>	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.	2.1	7.3	3.8	2.6	ns
Synchronous Input Paths								
t <sub>SUPDIN</sub>	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay.	0	0	0	0	ns
t <sub>HDPDIN</sub>	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.	2.7	7.1	3.6	2.8	ns
Pad to Pad								
t <sub>PADIN</sub>	PIO input	Inter-connect	Asynchronous delay from PIO input pad to adjacent interconnect.	2.5	9.5	5.0	3.2	ns
t <sub>PADO</sub>	Inter-connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.	4.5	14.6	7.7	6.2	ns

## Revision History

Version	Date	Description
<b>2.42</b>	30-MAR-2012	Changed company name. Updated <a href="#">Table 1</a>
<b>2.41</b>	1-AUG-2011	Added VQ100 marking for NVCM programming.
<b>2.4</b>	13-MAY-2011	Added L01 CB121 package <a href="#">Figure 39</a> . Added note “else VCCIO_1 draws current” to JTAG inputs TCK, TDI and TMS do not have the input pull-up resistor and must be tied off to GND when unused, <a href="#">Table 32</a> . Input pin leakage current <a href="#">Table 49</a> split by bank. QN84 package drawing, <a href="#">Figure 35</a> , added note “underside metal is at ground potential”, increased thermal resistance. Added Marking Format and Thermal resistance to CB81 Packag Mechanical Drawing <a href="#">Figure 33</a> . Added coplanarity specification to VQ100 Package Mechanical Drawing <a href="#">Figure 37</a>
<b>2.3</b>	18-OCT-2010	Added L01 CB81 and L08 CB132 packages.
<b>2.2.3</b>	12-OCT-2010	Changed <a href="#">Figure 29: Application Processor Waveforms for SPI Peripheral Mode Configuration Process</a> and <a href="#">Table 60</a> from 300 µs CRESET_B to 800 µs for iCE65L01/04 and 1200 µs for iCE65L08.
<b>2.2.2</b>	8-OCT-2010	Added iCE65L04 marking specification to <a href="#">Figure 47</a> CB196 Package Mechanical Drawing.
<b>2.2.1</b>	5-OCT-2010	Changed FSPI_SCK from 0.125 MHz to 1 MHz in <a href="#">SPI Peripheral Configuration Interface</a> and in <a href="#">Table 60</a> .
<b>2.2</b>	6-AUG-2010	Programmable Interconnect section removed.
<b>2.1.1</b>	26-MAY-2010	Switched labels on <a href="#">Figure 53</a> LVCMOS Output High, VCCIO = 1.8V with VCCIO = 2.5V.
<b>2.1</b>	15-MAR-2010	Added JTAG unused input tie off guideline. Added marking specification and thermal characteristics to package drawings. Added production datasheet for iCE65L01 with timing update, including QN84, VQ100 and CB132. Added NVCM shut-off on SPI configuration. Added non-standard VCCIO operating conditions. Increased the minimum voltage supply specification for LVCMOS33 to 3.14V in <a href="#">Table 48</a> .
<b>2.0.1</b>	12-NOV-2009	Recommended Operation Conditions, <a href="#">Table 47</a> , replaced junction with ambient.
<b>2.0</b>	14-SEPT-2009	Finalized production data sheet for iCE65L04 and iCE65L08. Improved SubLVDS input specification V <sub>ICM</sub> in <a href="#">Table 52</a> . CS63 and CC72 packages removed and placed in iCE DiCE KGD, Known Good Die datasheet. Added “IBIS Models for I/O Banks 0, 1, 2 and the SPI Bank”. Added “Printed Circuit Board Layout Information”.
<b>1.5.1</b>	13-JUL-2009	Updated the text in “ <a href="#">SPI PROM Requirements</a> ” section. Minor label change in <a href="#">Figure 48</a> .
<b>1.5</b>	20-JUN-2009	Updated timing information and added –T high-speed device option (affected <a href="#">Figure 2</a> , <a href="#">Table 48</a> , <a href="#">Table 54</a> , <a href="#">Table 55</a> , <a href="#">Table 56</a> , and <a href="#">Table 61</a> ). Added support for 3.3V LVCMOS I/Os in I/O Bank 3 (affected <a href="#">Figure 7</a> , <a href="#">Table 5</a> , <a href="#">Table 7</a> , <a href="#">Table 8</a> , <a href="#">Table 47</a> , <a href="#">Table 48</a> , and <a href="#">Table 51</a> ). Added a section about the <a href="#">SPI Peripheral Configuration Interface</a> and timing in <a href="#">Table 60</a> . Added a warning that a Warm Boot operation can only jump to another configuration image that has Warm Boot disabled. Updated configuration image size and configuration time for the iCE65L02 in <a href="#">Table 27</a> and <a href="#">Table 58</a> . Reduced the minimum voltage supply specification for LVCMOS33 to 2.7V in <a href="#">Table 48</a> . Added information about which power rails can be disconnected without effecting the Power-On Reset (POR) circuit and clarified description of VPP_2V5 pin in <a href="#">Table 36</a> . Added I/O characterization curves ( <a href="#">Figure 52</a> , <a href="#">Figure 53</a> , and <a href="#">Figure 54</a> ). Minor changes to <a href="#">Figure 20</a> and <a href="#">Figure 21</a> . Changed timing per <a href="#">Figures 54-58</a> and <a href="#">Tables 55-57</a> .
<b>1.4.4</b>	25-MAR-2009	Clarified the voltage requirements for the VPP_2V5 pin in <a href="#">Table 36</a> and notes under <a href="#">Table 48</a> .
<b>1.4.3</b>	9-MAR-2009	Removed volatile-only (-V) product offering from <a href="#">Figure 2</a> . Corrected NC on ball V22, removed it for ball T22 on CB284 package ( <a href="#">Figure 48</a> ).
<b>1.4.2</b>	27-FEB-2009	Updated <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , <a href="#">Table 33</a> , <a href="#">Table 35</a> , and <a href="#">Table 46</a> . Updated I/O Bank 3 information in <a href="#">Table 7</a> and <a href="#">Table 48</a> .
<b>1.4.1</b>	24-FEB-2009	Based on characterization data, reduced 32KHz operating current by 40% in <a href="#">Table 1</a> , <a href="#">Table 61</a> , and <a href="#">Figure 1</a> . Corrected that SSTL18 standards require VREF pin in <a href="#">Table 7</a> . Correct ball numbers for GBIN4/GBIN5 for CS110 package.
<b>1.4</b>	9-FEB-2009	Added footprint and pinout information for the VQ100 Very-thin Quad Flat Package. Added footprint for iCE65L08 in CB196 ( <a href="#">Figure 46</a> ) and added <a href="#">Table 43</a> showing the differences between the ‘L04 and ‘L08 in the CB196 package. Unified the package footprint nomenclature in the <a href="#">Package and Pinout Information</a> section. Added note to <a href="#">Global Buffer Inputs</a> that the differential clock direct input is not available on the CB132 package. Added tables showing the ball/pin number for various control functions, by package ( <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , and <a href="#">Table 33</a> ). Corrected the GBIN/GBUF designations. GBIN4 and GBIN5 were swapped as were GBIN6 and GBIN7. This change affected all pinout tables and footprint diagrams. Updated and corrected “ <a href="#">Differential Global Buffer Input</a> .” Tested and corrected the clock-enable and reset connections between global buffers and various resources ( <a href="#">Table 11</a> , <a href="#">Table 12</a> , and <a href="#">Table 13</a> ). Added “ <a href="#">Automatic Global Buffer Insertion</a> , <a href="#">Manual Insertion</a> .” Added “ <a href="#">Die Cross Reference</a> ” section. Improved industrial temperature range by lowering