

Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Obsolete
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	95
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	132-VFBGA, CSPBGA
Supplier Device Package	132-CSBGA (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l04f-tcb132i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l04f-tcb132i</a>

## Overview

The Lattice Semiconductor iCE65 programmable logic family is specifically designed to deliver the lowest static and dynamic power consumption of any comparable CPLD or FPGA device. iCE65 devices are designed for cost-sensitive, high-volume applications and provide on-chip, nonvolatile configuration memory (NVCM) to customize for a specific application. iCE65 devices can self-configure from a configuration image stored in an external commodity SPI serial Flash PROM or be downloaded from an external processor over an SPI-like serial port.

The three iCE65 components, highlighted in [Table 1](#), deliver from approximately 1K to nearly 8K logic cells and flip-flops while consuming a fraction of the power of comparable programmable logic devices. Each iCE65 device includes between 16 to 32 RAM blocks, each with 4Kbits of storage, for on-chip data storage and data buffering.

As pictured in [Figure 1](#), each iCE65 device consists of four primary architectural elements.

- An array of Programmable Logic Blocks (PLBs)
  - ◆ Each PLB contains eight Logic Cells (LCs); each Logic Cell consists of ...
    - A fast, four-input look-up table (LUT4) capable of implementing any combinational logic function of up to four inputs, regardless of complexity
    - A 'D'-type flip-flop with an optional clock-enable and set/reset control
    - Fast carry logic to accelerate arithmetic functions such as adders, subtracters, comparators, and counters.
  - ◆ Common clock input with polarity control, clock-enable input, and optional set/reset control input to the PLB is shared among all eight Logic Cells
- Two-port, 4Kbit RAM blocks (RAM4K)
  - ◆ 256x16 default configuration; selectable data width using programmable logic resources
  - ◆ Simultaneous read and write access; ideal for FIFO memory and data buffering applications
  - ◆ RAM contents pre-loadable during configuration
- Four I/O banks with independent supply voltage, each with multiple Programmable Input/Output (PIO) blocks
  - ◆ LVCMOS I/O standards and LVDS outputs supported in all banks
  - ◆ I/O Bank 3 supports additional SSTL, MDDR, LVDS, and SubLVDS I/O standards
- Programmable interconnections between the blocks
  - ◆ Flexible connections between all programmable logic functions
  - ◆ Eight dedicated low-skew, high-fanout clock distribution networks

## Look-Up Table (LUT4)

The four-input Look-Up Table (LUT4) function implements any and all combinational logic functions, regardless of complexity, of between zero and four inputs. Zero-input functions include “High” (1) and “Low” (0). The LUT4 function has four inputs, labeled I0, I1, I2, and I3. Three of the four inputs are shared with the [Carry Logic](#) function, as shown in [Figure 4](#). The bottom-most LUT4 input connects either to the I3 input or to the Carry Logic output from the previous Logic Cell.

The output from the LUT4 function connects to the flip-flop within the same Logic Cell. The LUT4 output or the flip-flop output then connects to the programmable interconnect.

For detailed LUT4 internal timing, see [Table 54](#).

## ‘D’-style Flip-Flop (DFF)

The ‘D’-style flip-flop (DFF) optionally stores state information for the application.

The flip-flop has a data input, ‘D’, and a data output, ‘Q’. Additionally, each flip-flop has up to three control signals that are shared among all flip-flops in all Logic Cells within the PLB, as shown in [Figure 4](#). [Table 3](#) describes the behavior of the flip-flop based on inputs and upon the specific DFF design primitive used or synthesized.

**Table 3: ‘D’-Style Flip-Flop Behavior**

DFF Primitive	Operation	Flip-Flop Mode	Inputs				Output
			D	EN	SR	CLK	Q
All	Cleared Immediately after Configuration	X	X	X	X	X	0
	Hold Present Value (Disabled)		X	0	X	X	Q
	Hold Present Value (Static Clock)		X	X	X	1 or 0	Q
	Load with Input Data		D	1*	0*	↑	D
SB_DFFR	Asynchronous Reset	Asynchronous Reset	X	X	1	X	0
SB_DFFS	Asynchronous Set	Asynchronous Set	X	X	1	X	1
SB_DFFSR	Synchronous Reset	Synchronous Reset	X	1*	1	↑	0
SB_DFFSS	Synchronous Set	Synchronous Set	X	1*	1	↑	1

X = don't care, ↑ = rising clock edge (default polarity), 1\* = High or unused, 0\* = Low or unused

The CLK clock signal is not optional and is shared among all flip-flops in a Programmable Logic Block. By default, flip-flops are clocked by the rising edge of the PLB clock input, although the clock polarity can be inverted for all the flip-flops in the PLB.

The CLK input optionally connects to one of the following clock sources.

- The output from any one of the eight [Global Buffers](#), or
- A connection from the general-purpose interconnect fabric

The EN clock-enable signal is common to all Logic Cells in a Programmable Logic Block. If the enable signal is not used, then the flip-flop is always enabled. This condition is indicated as “1\*” in [Table 3](#). The asterisk indicates that this is the default state if the control signal is not connected in the application.


Similarly, the SR set/reset signal is common to all Logic Cells in a Programmable Logic Block. If not used, then the flip-flop is never set/reset, except when cleared immediately after configuration or by the Global Reset signal. This condition is indicated as “0\*” in [Table 3](#). The asterisk indicates that this is the default state if the control signal is not connected in the application.

Programmable Input/Output Block (PIO)

Programmable Input/Output (PIO) blocks surround the periphery of the device and connect external components to the Programmable Logic Blocks (PLBs) and RAM4K blocks via programmable interconnect. Individual PIO pins are grouped into one of four I/O banks, as shown in Figure 7. I/O Bank 3 has additional capabilities, including LVDS differential I/O and the ability to interface to Mobile DDR memories.

Figure 7 also shows the logic within a PIO pin. When used in an application, a PIO pin becomes a signal input, an output, or a bidirectional I/O pin with a separate direction control input.

Figure 7: Programmable Input/Output (PIO) Pin



I/O Banks

PIO blocks are organized into four separate I/O banks, each with its own voltage supply input, as shown in Table 5. The voltage applied to the VCCIO pin on a bank defines the I/O standard used within the bank. Table 50 and Table 51 describe the I/O drive capabilities and switching thresholds by I/O standard. On iCE65L04 and iCE65L08 devices, I/O Bank 3, along the left edge of the die, is different than the others and supports specialized I/O standards.

I/O Bank Voltage Supply Inputs Support Different I/O Standards

Because each I/O bank has its own voltage supply, iCE65 components become the ideal bridging device between different interface standards. For example, the iCE65 device allows a 1.8V-only processor to interface cleanly with a 3.3V bus interface. The iCE65 device replaces external voltage translators.

Table 5: Supported Voltages by I/O Bank

Bank	Device Edge	Supply Input	3.3V	2.5V	1.8V	1.5V
0	Top	VCCIO_0	Yes	Yes	Yes	Outputs only
1	Right	VCCIO_1	Yes	Yes	Yes	Outputs only
2	Bottom	VCCIO_2	Yes	Yes	Yes	Outputs only
3	Left	VCCIO_3	Yes	Yes	Yes	iCE65L01: Outputs only iCE65L04/08: Yes
SPI	Bottom Right	SPI_VCC	Yes	Yes	Yes	No

Table 8 lists the I/O standards that can co-exist in I/O Bank 3, depending on the VCCIO\_3 voltage.

**Table 8: Compatible I/O Standards in I/O Bank 3 of iCE65L04 and iCE65L08**

VCCIO_3 Voltage	3.3V	2.5V	1.8V	1.5V
Compatible I/O Standards	SB_LVCMOS33_8	Any SB_LVCMOS25 SB_SSTL2_Class_2 SB_SSTL2_Class_1 SB_LVDS_INPUT	Any SB_LVCMOS18 SB_SSTL18_FULL SB_SSTL18_HALF SB_MDDR10 SB_MDDR8 SB_MDDR4 SB_MDDR2 SB_LVDS_INPUT	Any SB_LVCMOS15

## Programmable Output Drive Strength

Each PIO in I/O Bank 3 offers programmable output drive strength, as listed in Table 8. For the LVCMOS and MDDR I/O standards, the output driver has settings for static drive currents ranging from 2 mA to 16 mA output drive current, depending on the I/O standard and supply voltage.

The SSTL18 and SSTL2 I/O standards offer full- and half-strength drive current options

## Differential Inputs and Outputs

All PIO pins support “single-ended” I/O standards, such as LVCMOS. However, iCE65 FPGAs also support differential I/O standards where a single data value is represented by two complementary signals transmitted or received using a pair of PIO pins. The PIO pins in I/O Bank 3 of iCE65L04 and iCE65L08 support Low-Voltage Differential Swing (LVDS) and SubLVDS inputs as shown in Figure 8. Differential outputs are available in all four I/O banks.

### Differential Inputs Only on I/O Bank 3 of iCE65L04 and iCE65L08

Differential receivers are required for popular applications such as LVDS and LVPECL clock inputs, camera interfaces, and for various telecommunications standards.

Specific pairs of PIO pins in I/O Bank 3 form a differential input. Each pair consists of a DPxxA and DPxxB pin, where “xx” represents the pair number. The DPxxB receives the true version of the signal while the DPxxA receives the complement of the signal. Typically, the resulting signal pair is routed on the printed circuit board (PCB) with matched 50Ω signal impedance. The differential signaling, the low voltage swing, and the matched signal routing are ideal for communicating very-high frequency signals. Differential signals are generally also more tolerant of system noise and generate little EMI themselves.

The LVDS input circuitry requires 2.5V on the VCCIO\_3 voltage supply. Similarly, the SubLVDS input circuitry requires 1.8V on the VCCIO\_3 voltage supply. For electrical specifications, see “Differential Inputs” on page 100.

Each differential input pair requires an external 100 Ω termination resistor, as shown in Figure 8.

The PIO pins that make up a differential input pair are indicated with a blue bounding box in the footprint diagrams and in the pinout tables.

## Input and Output Register Control per PIO Pair

PIO pins are grouped into pairs for synchronous control. Registers within pairs of PIO pins share common input clock, output clock, and I/O clock enable control signals, as illustrated in Figure 11. The combinational logic paths are removed from the drawing for clarity.

The INCLK clock signal only controls the input flip-flops within the PIO pair.

The OUTCLK clock signal controls the output flip-flops and the output-enable flip-flops within the PIO pair.


If desired in the iCE65 application, the INCLK and OUTCLK signals can be connected together.

The IOENA clock-enable input, if used, enables all registers in the PIO pair, as shown in Figure 11. By default, the registers are always enabled.




Before laying out your printed-circuit board, run the design through the iCEcube development software to verify that your selected pinout complies with these I/O register pairing requirements. See tables in “Die Cross Reference” starting on page 84.

**Figure 11: PIO Pairs Share Clock and Clock Enable Controls (only registered paths shown for clarity)**



The pairing of PIO pairs is most evident in the tables in “Die Cross Reference” starting on page 84.

**Figure 22: iCE65 Internal Reset Circuitry**



### Power-On Reset (POR)

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI\_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. Table 24 shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCN) requires that the VPP\_2V5 supply be connected, even if the application does not use the NVCN.

**Table 24: Power-on Reset (POR) Voltage Resources**

Supply Rail	iCE65 Production Devices
<b>VCC</b>	Yes
<b>SPI_VCC</b>	Yes
<b>VCCIO_1</b>	No
<b>VCCIO_2</b>	Yes
<b>VPP_2V5</b>	Yes

### CRESET\_B Pin

The CRESET\_B pin resets the iCE65 internal logic when Low.

### JTAG Interface

Specific command sequences also reset the iCE65 internal logic.

### SPI Master Configuration Interface

All iCE65 devices, including those with NVCN, can be configured from an external, commodity SPI serial Flash PROM, as shown in Figure 23. The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC\_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO3</b>	B1	PIO	3
<b>PIO3</b>	B2	PIO	3
<b>PIO3</b>	B3	PIO	3
<b>PIO3</b>	C1	PIO	3
<b>PIO3</b>	C2	PIO	3
<b>PIO3</b>	C3	PIO	3
<b>GBIN7/PIO3</b>	D1	GBIN	3
<b>PIO3</b>	D2	PIO	3
<b>PIO3</b>	D3	PIO	3
<b>GBIN6/PIO3</b>	E1	GBIN	3
<b>PIO3</b>	E2	PIO	3
<b>PIO3</b>	E3	PIO	3
<b>PIO3</b>	F2	PIO	3
<b>PIO3</b>	F3	PIO	3
<b>PIO3</b>	G1	PIO	3
<b>PIO3</b>	G2	PIO	3
<b>PIO3</b>	H1	PIO	3
<b>PIO3</b>	H2	PIO	3
<b>VCCIO_3</b>	F1	VCCIO	3
<b>PIOS/SPI_SO</b>	H7	SPI	SPI
<b>PIOS/SPI_SI</b>	J7	SPI	SPI
<b>PIOS/SPI_SCK</b>	J8	SPI	SPI
<b>PIOS/SPI_SS_B</b>	H8	SPI	SPI
<b>SPI_VCC</b>	H9	SPI	SPI
<b>GND</b>	A1	GND	GND
<b>GND</b>	A9	GND	GND
<b>GND</b>	J9	GND	GND
<b>GND</b>	J1	GND	GND
<b>GND</b>	E4	GND	GND
<b>GND</b>	E5	GND	GND
<b>GND</b>	F4	GND	GND
<b>GND</b>	F5	GND	GND
<b>VCC</b>	A5	VCC	VCC
<b>VCC</b>	J5	VCC	VCC
<b>VPP_2V5</b>	B9	VPP	VPP

## QN84 Quad Flat Pack No-Lead

The QN84 is a Quad Flat Pack No-Lead package with a 0.5 mm pad pitch.


### Footprint Diagram

Figure 34 shows the iCE65 footprint diagram for the QN84 package.

Also see Table 38 for a complete, detailed pinout for the QN84 package.


The signal pins are also grouped into the four I/O Banks and the SPI interface.

Figure 34: iCE65 QN84 Quad Flat Pack No-Lead Footprint (Top View)



## Package Mechanical Drawing

**Figure 35: QN84 Package Mechanical Drawing**



### Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65L01F	Part number
	-T	Power/Speed
3	QN84C	Package type
	ENG	Engineering
4	NXXXXXXX	Lot Number
5	YYWW	Date Code
6	© CCCCCC	Country

### Thermal Resistance

Junction-to-Ambient * $\theta_{JA}$ (°C/W)	
0 LFM	200 LFM
45	44


\* With PCB thermal vias

**Table 39: iCE65 VQ100 Pinout Table**

Pin Function	Pin Number	Type	Bank
<b>GBIN0/PIO0</b>	90	GBIN	0
<b>GBIN1/PIO0</b>	89	GBIN	0
<b>PIO0</b>	78	PIO	0
<b>PIO0</b>	79	PIO	0
<b>PIO0</b>	80	PIO	0
<b>PIO0</b>	81	PIO	0
<b>PIO0</b>	82	PIO	0
<b>PIO0</b>	83	PIO	0
<b>PIO0</b>	85	PIO	0
<b>PIO0</b>	86	PIO	0
<b>PIO0</b>	87	PIO	0
<b>PIO0</b>	91	PIO	0
<b>PIO0</b>	93	PIO	0
<b>PIO0</b>	94	PIO	0
<b>PIO0</b>	95	PIO	0
<b>PIO0</b>	96	PIO	0
<b>PIO0</b>	97	PIO	0
<b>PIO0</b>	99	PIO	0
<b>PIO0</b>	100	PIO	0
<b>VCCIO_0</b>	88	VCCIO	0
<b>VCCIO_0</b>	92	VCCIO	0
<b>GBIN2/PIO1</b>	63	GBIN	1
<b>GBIN3/PIO1</b>	62	GBIN	1
<b>PIO1</b>	51	PIO	1
<b>PIO1</b>	52	PIO	1
<b>PIO1</b>	53	PIO	1
<b>PIO1</b>	54	PIO	1
<b>PIO1</b>	56	PIO	1
<b>PIO1</b>	57	PIO	1
<b>PIO1</b>	59	PIO	1
<b>PIO1</b>	60	PIO	1
<b>PIO1</b>	64	PIO	1
<b>PIO1</b>	65	PIO	1
<b>PIO1</b>	66	PIO	1
<b>PIO1</b>	68	PIO	1
<b>PIO1</b>	69	PIO	1
<b>PIO1</b>	71	PIO	1
<b>PIO1</b>	72	PIO	1
<b>PIO1</b>	73	PIO	1
<b>PIO1</b>	74	PIO	1
<b>VCCIO_1</b>	58	VCCIO	1
<b>VCCIO_1</b>	67	VCCIO	1
<b>CDONE</b>	43	CONFIG	2
<b>CRESET_B</b>	44	CONFIG	2
<b>GBIN4/PIO2</b>	iCE65L01: 33 iCE65L04: 34	GBIN	2
<b>GBIN5/PIO2</b>	iCE65L01: 36 iCE65L04: 33	GBIN	2
<b>PIO2</b>	26	PIO	2
<b>PIO2</b>	27	PIO	2

Ball Function	Ball Number	Pin Type	Bank
PIO2	J11	PIO	2
PIO2	K3	PIO	2
PIO2	K4	PIO	2
PIO2	K11	PIO	2
PIO2	L2	PIO	2
PIO2	L3	PIO	2
PIO2	L4	PIO	2
PIO2	L5	PIO	2
PIO2	L10	PIO	2
PIO2	L11	PIO	2
PIO2/CBSEL0	H6	PIO	2
PIO2/CBSEL1	J6	PIO	2
VCCIO_2	K5	VCCIO	2
PIO3	C1	PIO	3
PIO3	B1	PIO	3
PIO3	D1	PIO	3
PIO3	E2	PIO	3
PIO3	C2	PIO	3
PIO3	D2	PIO	3
PIO3	C3	PIO	3
PIO3	C4	PIO	3
PIO3	E4	PIO	3
PIO3	D4	PIO	3
PIO3	F3	PIO	3
PIO3	G3	PIO	3
PIO3	G4	PIO	3
GBIN6/PIO3	F4	GBIN	3
GBIN7/PIO3	D3	GBIN	3
PIO3	E3	PIO	3
PIO3	F2	PIO	3
PIO3	G1	PIO	3
PIO3	H1	PIO	3
PIO3	J1	PIO	3
PIO3	H2	PIO	3
PIO3	H3	PIO	3
PIO3	J3	PIO	3
PIO3	J2	PIO	3
VCCIO_3	A1	VCCIO	3
VCCIO_3	G2	VCCIO	3
PIOS/SPI_SO	J8	SPI	SPI
PIOS/SPI_SI	K8	SPI	SPI
PIOS/SPI_SCK	K9	SPI	SPI
PIOS/SPI_SS_B	J9	SPI	SPI
SPI_VCC	J10	SPI	SPI
GND	B2	GND	GND
GND	B10	GND	GND
GND	E1	GND	GND
GND	F5	GND	GND
GND	F6	GND	GND
GND	G5	GND	GND
GND	G6	GND	GND
GND	G11	GND	GND

Figure 43: iCE65L08 CB132 Chip-Scale BGA Footprint (Top View)



## CB196 Chip-Scale Ball-Grid Array

The CB196 package is a chip-scale, fully-populated, ball-grid array with 0.5 mm ball pitch.

### Footprint Diagram


Figure 45 shows the iCE65L04 chip-scale BGA footprint for the 8 x 8 mm CB196 package. The footprint for the iCE65L08 is different than the iCE64L04 footprint, as shown in Figure 46. The pinout differences are highlighted by warning diamonds (◆) in the footprint diagrams and summarized in Table 43.



Although both the iCE65L04 and iCE65L08 are both available in the CB196 package and *almost* completely pin compatible, there are differences as shown in Table 43.

Figure 31 shows the conventions used in the diagram. Also see Table 42 for a complete, detailed pinout for the 196-ball chip-scale BGA packages. The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 45: iCE65L04 CB196 Chip-Scale BGA Footprint (Top View)**



# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO3/DP13A</b>	H5	DPIO	3
<b>PIO3/DP13B</b>	G5	DPIO	3
<b>PIO3/DP14A</b>	L1	DPIO	3
<b>PIO3/DP14B</b>	L2	DPIO	3
<b>PIO3/DP15A</b>	M1	DPIO	3
<b>PIO3/DP15B</b>	M2	DPIO	3
<b>PIO3/DP16A (◆)</b>	<i>iCE65L04</i> : K3 <i>iCE65L08</i> : K4	DPIO	3
<b>PIO3/DP16B (◆)</b>	<i>iCE65L08</i> : K4 <i>iCE65L08</i> : K3	DPIO	3
<b>PIO3/DP17A</b>	N1	DPIO	3
<b>PIO3/DP17B</b>	N2	DPIO	3
<b>VCCIO_3</b>	E3	VCCIO	3
<b>VCCIO_3</b>	J6	VCCIO	3
<b>VCCIO_3</b>	K1	VCCIO	3
<b>PIOS/SPI_SO</b>	M11	SPI	SPI
<b>PIOS/SPI_SI</b>	P11	SPI	SPI
<b>PIOS/SPI_SCK</b>	P12	SPI	SPI
<b>PIOS/SPI_SS_B</b>	P13	SPI	SPI
<b>SPI_VCC</b>	L11	SPI	SPI
<b>GND</b>	A9	GND	GND
<b>GND</b>	B12	GND	GND
<b>GND</b>	C2	GND	GND
<b>GND</b>	F1	GND	GND
<b>GND</b>	F7	GND	GND
<b>GND</b>	G7	GND	GND
<b>GND</b>	G8	GND	GND
<b>GND</b>	G9	GND	GND
<b>GND</b>	H6	GND	GND
<b>GND</b>	H7	GND	GND
<b>GND</b>	H8	GND	GND
<b>GND</b>	J5	GND	GND
<b>GND</b>	J8	GND	GND
<b>GND</b>	J14	GND	GND
<b>GND</b>	K10	GND	GND
<b>GND</b>	L3	GND	GND
<b>GND</b>	P6	GND	GND
<b>VCC</b>	B7	VCC	VCC
<b>VCC</b>	F2	VCC	VCC
<b>VCC</b>	F8	VCC	VCC
<b>VCC</b>	G6	VCC	VCC
<b>VCC</b>	H9	VCC	VCC
<b>VCC</b>	J4	VCC	VCC
<b>VCC</b>	J7	VCC	VCC
<b>VCC</b>	K13	VCC	VCC
<b>VCC</b>	N7	VCC	VCC
<b>VPP_2V5</b>	A14	VPP	VPP
<b>VPP_FAST</b>	A13	VPP	VPP

# iCE65 Ultra Low-Power mobileFPGA™ Family

iCE65L04 Pad Name	DiePlus				Pad	X (μm)	Y (μm)
	VQ100	CB132	CB196	CB284			
PIO1_24	—	—	G11	F20	167	3,712.80	1,812.00
PIO1_25	—	—	F11	E20	168	3,610.80	1,847.00
PIO1_26	—	—	E10	D20	169	3,712.80	1,882.00
PIO1_27	—	—	E14	C20	170	3,610.80	1,917.00
GND	—	G8	G8	L12	171	3,712.80	1,952.00
GND	—	—	—	—	172	3,610.80	1,987.00
PIO1_28	—	—	F12	G22	173	3,712.80	2,022.00
PIO1_29	—	G12	D14	L16	174	3,610.80	2,057.00
PIO1_30	64	G11	E13	L15	175	3,712.80	2,092.00
PIO1_31	65	F12	C14	K16	176	3,610.80	2,127.00
VCC	—	—	K13	L20	177	3,712.80	2,162.00
VCC	—	—	—	—	178	3,610.80	2,197.00
PIO1_32	66	E14	E11	J18	179	3,712.80	2,232.00
PIO1_33	—	F11	C13	K15	180	3,610.80	2,267.00
VCCIO_1	67	F9	F9	K13	181	3,712.80	2,302.00
VCCIO_1	—	—	—	—	182	3,610.80	2,337.00
PIO1_34	68	E12	E12	J16	183	3,712.80	2,377.00
PIO1_35	69	D14	B14	H18	184	3,610.80	2,427.00
GND	70	G9	G9	L13	185	3,712.80	2,477.00
PIO1_36	71	E11	B13	J15	186	3,610.80	2,527.00
PIO1_37	72	D12	D12	H16	187	3,712.80	2,577.00
PIO1_38	73	C14	C12	G18	188	3,610.80	2,627.00
PIO1_39	74	B14	D11	F18	189	3,712.80	2,677.00
VPP_2V5	75	A14	A14	E18	190	3,610.80	2,739.68
VPP_FAST	76	A13	A13	E17	191	3,097.00	2,962.80
VCC	77	F8	F8	K12	192	2,997.00	2,860.80
VCC	77	F8	F8	K12	193	2,947.00	2,962.80
PIO0_00	78	A12	C11	E16	194	2,897.00	2,860.80
PIO0_01	—	C12	—	G16	195	2,847.00	2,962.80
PIO0_02	79	A11	A12	E15	196	2,797.00	2,860.80
PIO0_03	80	C11	B11	G15	197	2,747.00	2,962.80
PIO0_04	—	D11	—	H15	198	2,697.00	2,860.80
PIO0_05	81	A10	D10	E14	199	2,647.00	2,962.80
PIO0_06	82	C10	A11	G14	200	2,612.00	2,860.80
PIO0_07	83	D10	D9	H14	201	2,577.00	2,962.80
GND	84	A9	H6	E13	202	2,542.00	2,860.80
GND	—	—	—	—	203	2,507.00	2,962.80
PIO0_08	85	C9	C10	G13	204	2,472.00	2,860.80
PIO0_09	86	D9	A10	H13	205	2,437.00	2,962.80
PIO0_10	87	C8	B10	G12	206	2,402.00	2,860.80
PIO0_11	—	D8	E9	H12	207	2,367.00	2,962.80
PIO0_12	—	—	—	A18	208	2,332.00	2,860.80
PIO0_13	—	—	—	A17	209	2,297.00	2,962.80
PIO0_14	—	—	—	A16	210	2,262.00	2,860.80
PIO0_15	—	—	—	A15	211	2,227.00	2,962.80
VCCIO_0	88	A8	A8	E12	212	2,192.00	2,860.80
VCCIO_0	—	—	—	—	213	2,157.00	2,962.80

## I/O Characteristics

**Table 49: PIO Pin Electrical Characteristics**

Symbol	Description	Conditions	Minimum	Nominal	Maximum	Units
$I_I$	Input pin leakage current	I/O Bank 0, 1, 2 $V_{IN} = V_{CCIO_{max}}$ to 0 V			$\pm 10$	$\mu A$
		I/O Bank 3 $V_{IN} = V_{CCIO_{max}}$				
$I_{OZ}$	Three-state I/O pin (Hi-Z) leakage current	$V_O = V_{CCIO_{max}}$ to 0 V			$\pm 10$	$\mu A$
$C_{PIO}$	PIO pin input capacitance			6		pF
$C_{GBIN}$	GBIN global buffer pin input capacitance			6		pF
$R_{PULLUP}$	Internal PIO pull-up resistance during configuration	$V_{CCIO} = 3.3V$		40		k $\Omega$
		$V_{CCIO} = 2.5V$		50		k $\Omega$
		$V_{CCIO} = 1.8V$		90		k $\Omega$
		$V_{CCIO} = 1.5V$				k $\Omega$
		$V_{CCIO} = 1.2V$				k $\Omega$
$V_{HYST}$	Input hysteresis	$V_{CCIO} = 1.5V$ to $3.3V$		50		mV

**NOTE:** All characteristics are characterized and may or may not be tested on each pin on each device.

### Single-ended I/O Characteristics

**Table 50: I/O Characteristics (I/O Banks 0, 1, 2 and SPI only) (I/O Bank 3 iCE65L01 only)**

I/O Standard	Nominal I/O Bank Supply Voltage	Input Voltage (V)		Output Voltage (V)		Output Current at Voltage (mA)	
		$V_{IL}$	$V_{IH}$	$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
LVC MOS33	3.3V	0.80	2.00	0.4	2.40	8	8
LVC MOS25	2.5V	0.70	1.70	0.4	2.00	6	6
LVC MOS18	1.8V	35% $V_{CCIO}$	65% $V_{CCIO}$	0.4	1.40	4	4
LVC MOS15	1.5V	Not supported Use I/O Bank 3		0.4	1.20	2	2

**Table 51: I/O Characteristics (I/O Bank 3 and iCE65L04/08 only)**


I/O Standard	Supply Voltage	Input Voltage (V)		Output Voltage (V)		I/O Attribute Name	mA at Voltage
		Max. $V_{IL}$	Min. $V_{IH}$	Max. $V_{OL}$	Min. $V_{OH}$		$I_{OL}$ , $I_{OH}$
LVC MOS33	3.3V	0.80	2.20	0.4	2.40	SL_LVC MOS33_8	$\pm 8$
LVC MOS25	2.5V	0.70	1.70	0.4	2.00	SB_LVC MOS25_16	$\pm 16$
						SB_LVC MOS25_12	$\pm 12$
						SB_LVC MOS25_8 *	$\pm 8$
						SB_LVC MOS25_4	$\pm 4$
LVC MOS18	1.8V	35% $V_{CCIO}$	65% $V_{CCIO}$	0.4	$V_{CCIO}-0.45$	SB_LVC MOS18_10	$\pm 10$
						SB_LVC MOS18_8	$\pm 8$
						SB_LVC MOS18_4 *	$\pm 4$
						SB_LVC MOS18_2	$\pm 2$
LVC MOS15	1.5V	35% $V_{CCIO}$	65% $V_{CCIO}$	25% $V_{CCIO}$	75% $V_{CCIO}$	SB_LVC MOS15_4	$\pm 4$
						SB_LVC MOS15_2 *	$\pm 2$
MDDR	1.8V	35% $V_{CCIO}$	65% $V_{CCIO}$	0.4	$V_{CCIO}-0.45$	SB_MDDR10	$\pm 10$
						SB_MDDR8	$\pm 8$
						SB_MDDR4 *	$\pm 4$
						SB_MDDR2	$\pm 2$
SSTL2 (Class 2)	2.5V	$V_{REF}-0.180$	$V_{REF}+0.180$	0.35	$V_{TT}+0.430$	SB_SSTL2_CLASS_2	$\pm 16.2$
SSTL2 (Class 1)				0.54		SB_SSTL2_CLASS_1	$\pm 8.1$
SSTL18 (Full)	1.8V	$V_{REF}-0.125$	$V_{REF}+0.125$	0.28	$V_{TT}+0.280$	SB_SSTL18_FULL	$\pm 13.4$
SSTL18 (Half)				$V_{TT}-0.475$	$V_{TT}+0.475$	SB_SSTL18_HALF	$\pm 6.7$

**NOTES:**


SSTL2 and SSTL18 I/O standards require the VREF input pin, which is only available on the CB284 package and die-based products.

## I/O Banks 0, 1, 2 and SPI Bank Characteristic Curves


**Figure 52: Typical LVC MOS Output Low Characteristics (I/O Banks 0, 1, 2, and SPI)**



**Figure 53: Typical LVC MOS Output High Characteristics (I/O Banks 0, 1, 2, and SPI)**




**Figure 54: Input with Internal Pull-Up Resistor Enabled (I/O Banks 0, 1, 2, and SPI)**




## Programmable Input/Output (PIO) Block

Table 55 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 57 and Figure 58. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

**Figure 57: Programmable I/O (PIO) Pad-to-Pad Timing Circuit**



**Figure 58: Programmable I/O (PIO) Sequential Timing Circuit**



**Table 55: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)**

Symbol	From	To	Device: iCE65	L01	L04, L08			Units
			Power/Speed Grad	−T	−L		−T	
			Nominal VCC	1.2 V	1.0 V	1.2 V	1.2 V	
			Description	Typ.	Typ.	Typ.	Typ.	
Synchronous Output Paths								
t <sub>OCKO</sub>	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip-flop to PIO output pad.	4.7	13.8	7.3	5.6	ns
t <sub>GBCKIO</sub>	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.	2.1	7.3	3.8	2.6	ns
Synchronous Input Paths								
t <sub>SUPDIN</sub>	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay.	0	0	0	0	ns
t <sub>HDPDIN</sub>	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.	2.7	7.1	3.6	2.8	ns
Pad to Pad								
t <sub>PADIN</sub>	PIO input	Inter-connect	Asynchronous delay from PIO input pad to adjacent interconnect.	2.5	9.5	5.0	3.2	ns
t <sub>PADO</sub>	Inter-connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.	4.5	14.6	7.7	6.2	ns

## Internal Configuration Oscillator Frequency

Table 57 shows the operating frequency for the iCE65's internal configuration oscillator.

**Table 57: Internal Oscillator Frequency**

Symbol	Oscillator Mode	Frequency (MHz)		Description
		Min.	Max.	
$f_{OSCD}$	<b>Default</b>	4.0	6.8	Default oscillator frequency. Slow enough to safely operate with any SPI serial PROM.
$f_{OSCL}$	<b>Low Frequency</b>	14	21	Supported by most SPI serial Flash PROMs
$f_{OSCH}$	<b>High Frequency</b>	21	31	Supported by some high-speed SPI serial Flash PROMs
	<b>Off</b>	0	0	Oscillator turned off by default after configuration to save power.

## Configuration Timing

Table 58 shows the maximum time to configure an iCE65 device, by oscillator mode. The calculations use the slowest frequency for a given oscillator mode from Table 57 and the maximum configuration bitstream size from Table 1 which includes full RAM4K block initialization. The configuration bitstream selects the desired oscillator mode based on the performance of the configuration data source.

**Table 58: Maximum SPI Master or NVCM Configuration Timing by Oscillator Mode**

Symbol	Description	Device	Default	Low Freq.	High Freq.	Units
$t_{CONFIGL}$	Time from when minimum Power-on Reset (POR) threshold is reached until user application starts.	<b>iCE65L01</b>	53	25	11	ms
		<b>iCE65L04</b>	115	55	25	ms
		<b>iCE65L08</b>	230	110	50	ms

Table 59 provides timing for the CRESET\_B and CDONE pins.

**Table 59: General Configuration Timing**

Symbol	From	To	Description	All Grades		Units	
				Min.	Max.		
tCRESET_B	CRESET_B	CRESET_B	Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge	200	—	ns	
tDONE_IO	CDONE High	PIO pins active	Number of configuration clock cycles after CDONE goes High before the PIO pins are activated.	—	49	Clock cycles	
			SPI Peripheral Mode (Clock = SPI_SCK, cycles measured rising-edge to rising-edge)	Depends on SPI_SCK frequency			
			NVCM or SPI Master Mode by internal oscillator frequency setting (Clock = internal oscillator)	Default	7.20	12.25	μs
				Low	2.34	3.50	μs
				High	1.59	2.33	μs

## Revision History

Version	Date	Description
<b>2.42</b>	30-MAR-2012	Changed company name. Updated <a href="#">Table 1</a>
<b>2.41</b>	1-AUG-2011	Added VQ100 marking for NVCM programming.
<b>2.4</b>	13-MAY-2011	Added L01 CB121 package <a href="#">Figure 39</a> . Added note “else VCCIO_1 draws current” to JTAG inputs TCK, TDI and TMS do not have the input pull-up resistor and must be tied off to GND when unused, <a href="#">Table 32</a> . Input pin leakage current <a href="#">Table 49</a> split by bank. QN84 package drawing, <a href="#">Figure 35</a> , added note “underside metal is at ground potential”, increased thermal resistance. Added Marking Format and Thermal resistance to CB81 Packag Mechanical Drawing <a href="#">Figure 33</a> . Added coplanarity specification to VQ100 Package Mechanical Drawing <a href="#">Figure 37</a>
<b>2.3</b>	18-OCT-2010	Added L01 CB81 and L08 CB132 packages.
<b>2.2.3</b>	12-OCT-2010	Changed <a href="#">Figure 29: Application Processor Waveforms for SPI Peripheral Mode Configuration Process</a> and <a href="#">Table 60</a> from 300 µs CRESET_B to 800 µs for iCE65L01/04 and 1200 µs for iCE65L08.
<b>2.2.2</b>	8-OCT-2010	Added iCE65L04 marking specification to <a href="#">Figure 47</a> CB196 Package Mechanical Drawing.
<b>2.2.1</b>	5-OCT-2010	Changed FSPI_SCK from 0.125 MHz to 1 MHz in <a href="#">SPI Peripheral Configuration Interface</a> and in <a href="#">Table 60</a> .
<b>2.2</b>	6-AUG-2010	Programmable Interconnect section removed.
<b>2.1.1</b>	26-MAY-2010	Switched labels on <a href="#">Figure 53</a> LVCMOS Output High, VCCIO = 1.8V with VCCIO = 2.5V.
<b>2.1</b>	15-MAR-2010	Added JTAG unused input tie off guideline. Added marking specification and thermal characteristics to package drawings. Added production datasheet for iCE65L01 with timing update, including QN84, VQ100 and CB132. Added NVCM shut-off on SPI configuration. Added non-standard VCCIO operating conditions. Increased the minimum voltage supply specification for LVCMOS33 to 3.14V in <a href="#">Table 48</a> .
<b>2.0.1</b>	12-NOV-2009	Recommended Operation Conditions, <a href="#">Table 47</a> , replaced junction with ambient.
<b>2.0</b>	14-SEPT-2009	Finalized production data sheet for iCE65L04 and iCE65L08. Improved SubLVDS input specification V <sub>ICM</sub> in <a href="#">Table 52</a> . CS63 and CC72 packages removed and placed in iCE DiCE KGD, Known Good Die datasheet. Added “IBIS Models for I/O Banks 0, 1, 2 and the SPI Bank”. Added “Printed Circuit Board Layout Information”.
<b>1.5.1</b>	13-JUL-2009	Updated the text in “ <a href="#">SPI PROM Requirements</a> ” section. Minor label change in <a href="#">Figure 48</a> .
<b>1.5</b>	20-JUN-2009	Updated timing information and added –T high-speed device option (affected <a href="#">Figure 2</a> , <a href="#">Table 48</a> , <a href="#">Table 54</a> , <a href="#">Table 55</a> , <a href="#">Table 56</a> , and <a href="#">Table 61</a> ). Added support for 3.3V LVCMOS I/Os in I/O Bank 3 (affected <a href="#">Figure 7</a> , <a href="#">Table 5</a> , <a href="#">Table 7</a> , <a href="#">Table 8</a> , <a href="#">Table 47</a> , <a href="#">Table 48</a> , and <a href="#">Table 51</a> ). Added a section about the <a href="#">SPI Peripheral Configuration Interface</a> and timing in <a href="#">Table 60</a> . Added a warning that a Warm Boot operation can only jump to another configuration image that has Warm Boot disabled. Updated configuration image size and configuration time for the iCE65L02 in <a href="#">Table 27</a> and <a href="#">Table 58</a> . Reduced the minimum voltage supply specification for LVCMOS33 to 2.7V in <a href="#">Table 48</a> . Added information about which power rails can be disconnected without effecting the Power-On Reset (POR) circuit and clarified description of VPP_2V5 pin in <a href="#">Table 36</a> . Added I/O characterization curves ( <a href="#">Figure 52</a> , <a href="#">Figure 53</a> , and <a href="#">Figure 54</a> ). Minor changes to <a href="#">Figure 20</a> and <a href="#">Figure 21</a> . Changed timing per <a href="#">Figures 54-58</a> and <a href="#">Tables 55-57</a> .
<b>1.4.4</b>	25-MAR-2009	Clarified the voltage requirements for the VPP_2V5 pin in <a href="#">Table 36</a> and notes under <a href="#">Table 48</a> .
<b>1.4.3</b>	9-MAR-2009	Removed volatile-only (-V) product offering from <a href="#">Figure 2</a> . Corrected NC on ball V22, removed it for ball T22 on CB284 package ( <a href="#">Figure 48</a> ).
<b>1.4.2</b>	27-FEB-2009	Updated <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , <a href="#">Table 33</a> , <a href="#">Table 35</a> , and <a href="#">Table 46</a> . Updated I/O Bank 3 information in <a href="#">Table 7</a> and <a href="#">Table 48</a> .
<b>1.4.1</b>	24-FEB-2009	Based on characterization data, reduced 32KHz operating current by 40% in <a href="#">Table 1</a> , <a href="#">Table 61</a> , and <a href="#">Figure 1</a> . Corrected that SSTL18 standards require VREF pin in <a href="#">Table 7</a> . Correct ball numbers for GBIN4/GBIN5 for CS110 package.
<b>1.4</b>	9-FEB-2009	Added footprint and pinout information for the VQ100 Very-thin Quad Flat Package. Added footprint for iCE65L08 in CB196 ( <a href="#">Figure 46</a> ) and added <a href="#">Table 43</a> showing the differences between the ‘L04 and ‘L08 in the CB196 package. Unified the package footprint nomenclature in the <a href="#">Package and Pinout Information</a> section. Added note to <a href="#">Global Buffer Inputs</a> that the differential clock direct input is not available on the CB132 package. Added tables showing the ball/pin number for various control functions, by package ( <a href="#">Table 14</a> , <a href="#">Table 23</a> , <a href="#">Table 26</a> , <a href="#">Table 30</a> , and <a href="#">Table 33</a> ). Corrected the GBIN/GBUF designations. GBIN4 and GBIN5 were swapped as were GBIN6 and GBIN7. This change affected all pinout tables and footprint diagrams. Updated and corrected “ <a href="#">Differential Global Buffer Input</a> .” Tested and corrected the clock-enable and reset connections between global buffers and various resources ( <a href="#">Table 11</a> , <a href="#">Table 12</a> , and <a href="#">Table 13</a> ). Added “ <a href="#">Automatic Global Buffer Insertion</a> , <a href="#">Manual Insertion</a> .” Added “ <a href="#">Die Cross Reference</a> ” section. Improved industrial temperature range by lowering