
E Lattice Semiconductor Corporation - ICE65L04F-TCB132I Datasheet



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	95
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	132-VFBGA, CSPBGA
Supplier Device Package	132-CSBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l04f-tcb132i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Overview

The Lattice Semiconductor iCE65 programmable logic family is specifically designed to deliver the lowest static and dynamic power consumption of any comparable CPLD or FPGA device. iCE65 devices are designed for cost-sensitive, high-volume applications and provide on-chip, nonvolatile configuration memory (NVCM) to customize for a specific application. iCE65 devices can self-configure from a configuration image stored in an external commodity SPI serial Flash PROM or be downloaded from an external processor over an SPI-like serial port.

The three iCE65 components, highlighted in Table 1, deliver from approximately 1K to nearly 8K logic cells and flip-flops while consuming a fraction of the power of comparable programmable logic devices. Each iCE65 device includes between 16 to 32 RAM blocks, each with 4Kbits of storage, for on-chip data storage and data buffering.

As pictured in Figure 1, each iCE65 device consists of four primary architectural elements.

- An array of Programmable Logic Blocks (PLBs)
 - ◆ Each PLB contains eight Logic Cells (LCs); each Logic Cell consists of ...
 - A fast, four-input look-up table (LUT4) capable of implementing any combinational logic function of up to four inputs, regardless of complexity
 - A 'D'-type flip-flop with an optional clock-enable and set/reset control
 - Fast carry logic to accelerate arithmetic functions such as adders, subtracters, comparators, and counters.
 - ◆ Common clock input with polarity control, clock-enable input, and optional set/reset control input to the PLB is shared among all eight Logic Cells
- Two-port, 4Kbit RAM blocks (RAM4K)
 - ◆ 256x16 default configuration; selectable data width using programmable logic resources
 - ♦ Simultaneous read and write access; ideal for FIFO memory and data buffering applications
 - ◆ RAM contents pre-loadable during configuration
- Four I/O banks with independent supply voltage, each with multiple Programmable Input/Output (PIO) blocks
 - ◆ LVCMOS I/O standards and LVDS outputs supported in all banks
 - ◆ I/O Bank 3 supports additional SSTL, MDDR, LVDS, and SubLVDS I/O standards
- Programmable interconnections between the blocks
 - Flexible connections between all programmable logic functions
 - Eight dedicated low-skew, high-fanout clock distribution networks

Look-Up Table (LUT4)

The four-input Look-Up Table (LUT4) function implements any and all combinational logic functions, regardless of complexity, of between zero and four inputs. Zero-input functions include "High" (1) and "Low" (0). The LUT4 function has four inputs, labeled IO, II, I2, and I3. Three of the four inputs are shared with the Carry Logic function, as shown in Figure 4. The bottom-most LUT4 input connects either to the I3 input or to the Carry Logic output from the previous Logic Cell.

The output from the LUT4 function connects to the flip-flop within the same Logic Cell. The LUT4 output or the flip-flop output then connects to the programmable interconnect.

For detailed LUT4 internal timing, see Table 54.

'D'-style Flip-Flop (DFF)

The 'D'-style flip-flop (DFF) optionally stores state information for the application.

The flip-flop has a data input, 'D', and a data output, 'Q'. Additionally, each flip-flop has up to three control signals that are shared among all flip-flops in all Logic Cells within the PLB, as shown in Figure 4. Table 3 describes the behavior of the flip-flop based on inputs and upon the specific DFF design primitive used or synthesized.

Table 3: 'D'-Style Flip-Flop Behavior

DFF		Flip-Flop	Flip-Flop Inputs				Output
Primitive	Operation	Mode	D	EN	SR	CLK	Q
All	Cleared Immediately after Configuration	X	X	Χ	Χ	X	0
	Hold Present Value (Disabled)		Χ	0	Χ	Χ	Q
	Hold Present Value (Static Clock)		Χ	Χ	Χ	1 or 0	Q
	Load with Input Data		D	1*	0*	↑	D
SB_DFFR	Asynchronous Reset	Asynchronous Reset	Χ	Χ	1	Χ	0
SB_DFFS	Asynchronous Set	Asynchronous Set	Χ	Χ	1	X	1
SB_DFFSR	Synchronous Reset	Synchronous Reset	Χ	1*	1	1	0
SB_DFFSS	Synchronous Set	Synchronous Set	Χ	1*	1	↑	1

X = don't care, $\uparrow = rising$ clock edge (default polarity), $1^* = High$ or unused, $0^* = Low$ or unused

The CLK clock signal is not optional and is shared among all flip-flops in a Programmable Logic Block. By default, flip-flops are clocked by the rising edge of the PLB clock input, although the clock polarity can be inverted for all the flip-flops in the PLB.

The CLK input optionally connects to one of the following clock sources.

- The output from any one of the eight Global Buffers, or
- A connection from the general-purpose interconnect fabric


The EN clock-enable signal is common to all Logic Cells in a Programmable Logic Block. If the enable signal is not used, then the flip-flop is always enabled. This condition is indicated as "1*" in Table 3. The asterisk indicates that this is the default state if the control signal is not connected in the application.

Similarly, the SR set/reset signal is common to all Logic Cells in a Programmable Logic Block. If not used, then the flip-flop is never set/reset, except when cleared immediately after configuration or by the Global Reset signal. This condition is indicated as "0*" in Table 3. The asterisk indicates that this is the default state if the control signal is not connected in the application.

Programmable Input/Output Block (PIO)

Programmable Input/Output (PIO) blocks surround the periphery of the device and connect external components to the Programmable Logic Blocks (PLBs) and RAM4K blocks via programmable interconnect. Individual PIO pins are grouped into one of four I/O banks, as shown in Figure 7. I/O Bank 3 has additional capabilities, including LVDS differential I/O and the ability to interface to Mobile DDR memories.

Figure 7 also shows the logic within a PIO pin. When used in an application, a PIO pin becomes a signal input, an output, or a bidirectional I/O pin with a separate direction control input.



I/O Banks

PIO blocks are organized into four separate I/O banks, each with its own voltage supply input, as shown in Table 5. The voltage applied to the VCCIO pin on a bank defines the I/O standard used within the bank. Table 50 and Table 51 describe the I/O drive capabilities and switching thresholds by I/O standard. On iCE65L04 and iCE65L08 devices, I/O Bank 3, along the left edge of the die, is different than the others and supports specialized I/O standards.

I/O Bank Voltage Supply Inputs Support Different I/O Standards

Because each I/O bank has its own voltage supply, iCE65 components become the ideal bridging device between different interface standards. For example, the iCE65 device allows a 1.8V-only processor to interface cleanly with a 3.3V bus interface. The iCE65 device replaces external voltage translators.

Table 5: Supported Voltages by I/O Bank

Bank	Device Edge	Supply Input	3.3V	2.5V	1.8V	1.5V
0	Тор	VCCIO_0	Yes	Yes	Yes	Outputs only
1	Right	VCCIO_1	Yes	Yes	Yes	Outputs only
2	Bottom	VCCIO_2	Yes	Yes	Yes	Outputs only
3	Left	VCCIO_3	Yes	Yes Yes Yes		iCE65L01: Outputs only
						iCE65L04/08: Yes
SPI	Bottom Right	SPI_VCC	Yes	Yes	Yes	No

Table 8 lists the I/O standards that can co-exist in I/O Bank 3, depending on the VCCIO 3 voltage.

Table 8: Compatible I/O Standards in I/O Bank 3 of iCE65L04 and iCE65L08

VCCIO_3 Voltage	3.3V	2.5V	1.8V	1.5V
Compatible I/O Standards	SB_LVCMOS33_8	Any SB_LVCMOS25 SB_SSTL2_Class_2 SB_SSTL2_Class_1 SB_LVDS_INPUT	Any SB_LVCMOS18 SB_SSTL18_FULL SB_SSTL18_HALF SB_MDDR10 SB_MDDR8 SB_MDDR4 SB_MDDR2	Any SB_LVCMOS15
			SB LVDS INPUT	

Programmable Output Drive Strength

Each PIO in I/O Bank 3 offers programmable output drive strength, as listed in Table 8. For the LVCMOS and MDDR I/O standards, the output driver has settings for static drive currents ranging from 2 mA to 16 mA output drive current, depending on the I/O standard and supply voltage.

The SSTL18 and SSTL2 I/O standards offer full- and half-strength drive current options

Differential Inputs and Outputs

All PIO pins support "single-ended" I/O standards, such as LVCMOS. However, iCE65 FPGAs also support differential I/O standards where a single data value is represented by two complementary signals transmitted or received using a pair of PIO pins. The PIO pins in I/O Bank 3 of iCE65L04 and iCE65L08L08 support Low-Voltage Differential Swing (LVDS) and SubLVDS inputs as shown in Figure 8. Differential outputs are available in all four I/O banks.

Differential Inputs Only on I/O Bank 3 of iCE65L04 and iCE65L08

Differential receivers are required for popular applications such as LVDS and LVPECL clock inputs, camera interfaces, and for various telecommunications standards.

Specific pairs of PIO pins in I/O Bank 3 form a differential input. Each pair consists of a DPxxA and DPxxB pin, where "xx" represents the pair number. The DPxxB receives the true version of the signal while the DPxxA receives the complement of the signal. Typically, the resulting signal pair is routed on the printed circuit board (PCB) with matched 50Ω signal impedance. The differential signaling, the low voltage swing, and the matched signal routing are ideal for communicating very-high frequency signals. Differential signals are generally also more tolerant of system noise and generate little EMI themselves.

The LVDS input circuitry requires 2.5V on the VCCIO_3 voltage supply. Similarly, the SubLVDS input circuitry requires 1.8V on the VCCIO_3 voltage supply. For electrical specifications, see "Differential Inputs" on page 100.

Each differential input pair requires an external 100 Ω termination resistor, as shown in Figure 8.

The PIO pins that make up a differential input pair are indicated with a blue bounding box in the footprint diagrams and in the pinout tables.

Input and Output Register Control per PIO Pair

PIO pins are grouped into pairs for synchronous control. Registers within pairs of PIO pins share common input clock, output clock, and I/O clock enable control signals, as illustrated in Figure 11. The combinational logic paths are removed from the drawing for clarity.

The INCLK clock signal only controls the input flip-flops within the PIO pair.

The OUTCLK clock signal controls the output flip-flops and the output-enable flip-flops within the PIO pair.


If desired in the iCE65 application, the INCLK and OUTCLK signals can be connected together.

The IOENA clock-enable input, if used, enables all registers in the PIO pair, as shown in Figure 11. By default, the registers are always enabled.



Before laying out your printed-circuit board, run the design through the iCEcube development software to verify that your selected pinout complies with these I/O register pairing requirements. See tables in "Die Cross Reference" starting on page 84.

Figure 11: PIO Pairs Share Clock and Clock Enable Controls (only registered paths shown for clarity)




= Statically defined by configuration program

The pairing of PIO pairs is most evident in the tables in "Die Cross Reference" starting on page 84.



Figure 22: iCE65 Internal Reset Circuitry



Power-On Reset (POR)

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. Table 24 shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCM) requires that the VPP_2V5 supply be connected, even if the application does not use the NVCM.

Table 24: Power-on Reset (POR) Voltage Resources

Supply Rail	iCE65 Production Devices				
VCC	Yes				
SPI_VCC	Yes				
VCCIO_1	No				
VCCIO_2	Yes				
VPP_2V5	Yes				

CRESET_B Pin

The CRESET B pin resets the iCE65 internal logic when Low.

JTAG Interface

Specific command sequences also reset the iCE65 internal logic.

SPI Master Configuration Interface

All iCE65 devices, including those with NVCM, can be configured from an external, commodity SPI serial Flash PROM, as shown in Figure 23. The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.

Ball Function	Ball Number	Pin Type	Bank	
PIO3	B1	PIO	3	
PIO3	B2	PIO	3	
PIO3	В3	PIO	3	
PIO3	C1	PIO	3	
PIO3	C2	PIO	3	
PIO3	C3	PIO	3	
GBIN7/PIO3	D1	GBIN	3	
PIO3	D2	PIO	3	
PIO3	D3	PIO	3	
GBIN6/PIO3	E1	GBIN	3	
PIO3	E2	PIO	3	
PIO3	E3	PIO	3	
PIO3	F2	PIO	3	
PIO3	F3	PIO	3	
PIO3	G1	PIO	3	
PIO3	G2	PIO	3	
PIO3	H1	PIO	3	
PIO3	H2	PIO	3	
VCCIO_3	F1	VCCIO	3	
PIOS/SPI_SO	H7	SPI	SPI	
PIOS/SPI_SI	J7	SPI	SPI	
PIOS/SPI_SCK	Ј8	SPI	SPI	
PIOS/SPI_SS_B	H8	SPI	SPI	
SPI_VCC	H9	SPI	SPI	
GND	A1	GND	GND	
GND	A9	GND	GND	
GND	J9	GND	GND	
GND	J1	GND	GND	
GND	E4	GND	GND	
GND	E5	GND	GND	
GND	F4	GND	GND	
GND	F5	GND	GND	
VCC	A5	VCC	VCC	
VCC	J5	VCC	VCC	
VPP_2V5	B9	VPP	VPP	

QN84 Quad Flat Pack No-Lead

The QN84 is a Quad Flat Pack No-Lead package with a 0.5 mm pad pitch.


Footprint Diagram

Figure 34 shows the iCE65 footprint diagram for the QN84 package.

Also see Table 38 for a complete, detailed pinout for the QN84 package.

The signal pins are also grouped into the four I/O Banks and the SPI interface.


Figure 34: iCE65 QN84 Quad Flat Pack No-Lead Footprint (Top View)





Package Mechanical Drawing

Figure 35: QN84 Package Mechanical Drawing



Top Marking Format

Line	Content	Description	
1	Logo	Logo	
2	iCE65L01F	Part number	
	-T	Power/Speed	
3	QN84C	Package type	
3	ENG	Engineering	
4	NXXXXXX	Lot Number	
5	YYWW	Date Code	
6	© cccccc	Country	

Thermal Resistance

Junction-to-Ambient *					
θjĄ (°C/W)					
0 LFM 200 LFM					
45 44					

^{*} With PCB thermal vias



Table 39: iCE65 VQ100 Pinout Table

	Table 39: ICE65 VQ10	o Pillout Table	
Pin Function	Pin Number	Туре	Bank
GBINO/PIOO	90	GBIN	0
GBIN1/PIO0	89	GBIN	0
PIO0	78	PIO	0
PIO0	79	PIO	0
PIO0	80	PIO	0
PIO0	81	PIO	0
PIO0	82	PIO	0
PIOO	83	PIO	0
PIO0	85	PIO	0
PIOO	86	PIO	0
PIO0	87	PIO	0
PIO0	91	PIO	0
PIO0	93	PIO	0
PIO0	94	PIO	0
PIO0	95	PIO	0
PIO0	96	PIO	0
PIO0	97	PIO	0
PIO0	99	PIO	0
PIO0	100	PIO	0
VCCIO_0	88	VCCIO	0
VCCIO_0	92	VCCIO	0
GBIN2/PIO1	63	GBIN	1
GBIN3/PIO1	62	GBIN	1
PIO1	51	PIO	1
PIO1	52	PIO	1
PIO1	53	PIO	1
PIO1	54	PIO	1
PIO1	56	PIO	1
PIO1	57	PIO	1
PIO1	59	PIO	1
PIO1	60	PIO	1
PIO1	64	PIO	1
PIO1 PIO1	65 66	PIO PIO	1 1
PIO1	68	PIO	1
PIO1	69	PIO	
			1
PIO1	71	PIO	1
PIO1	72	PIO	1
PIO1	73	PIO	1
PIO1	74	PIO	1
VCCIO_1	58	VCCIO	1
VCCIO_1	67	VCCIO	1
CDONE	43	CONFIG	2
CRESET_B	44	CONFIG	2
GBIN4/PIO2	iCE65L01: 33 iCE65L04: 34	GBIN	2
GBIN5/PIO2	iCE65L01: 36 iCE65L04: 33	GBIN	2
PIO2	26	PIO	2
PIO2	27	PIO	2
	·		_



Ball Function	Ball Number	Pin Type	Bank
PIO2	J11	PIO	2
PIO2	K3	PIO	2
PIO2	K4	PIO	2
PIO2	K11	PIO	2
PIO2	L2	PIO	2
PIO2	L3	PIO	2
PIO2	L4	PIO	2
PIO2	L5	PIO	2
PIO2	L10	PIO	2
PIO2	L11	PIO	2
PIO2/CBSEL0	H6	PIO	2
PIO2/CBSEL1	Ј6	PIO	2
VCCIO_2	K5	VCCIO	2
PIO3	C1	PIO	3
PIO3	B1	PIO	3
PIO3	D1	PIO	3
PIO3	E2	PIO	3
PIO3	C2	PIO	3
PIO3	D2	PIO	3
PIO3	C3	PIO	3
PIO3	C4	PIO	3
PIO3	E4	PIO	3
PIO3	D4	PIO	3
PIO3	F3	PIO	3
PIO3	G3	PIO	3
PIO3	G4	PIO	3
GBIN6/PIO3	F4	GBIN	3
GBIN7/PIO3	D3	GBIN	3
PIO3	E3	PIO	3
PIO3	F2	PIO	3
PIO3	G1	PIO	3
PIO3	H1	PIO	3
PIO3	J1	PIO	3
PIO3	H2	PIO	3
PIO3	Н3	PIO	3
PIO3	J3	PIO	3
PIO3	J2	PIO	3
VCCIO_3	A1	VCCIO	3
VCCIO_3	G2	VCCIO	3
PIOS/SPI_SO	Ј8	SPI	SPI
	K8	SPI	
PIOS/SPI_SI			SPI
PIOS/SPI_SCK	K9	SPI	SPI
PIOS/SPI_SS_B	J9	SPI	SPI
SPI_VCC	J10	SPI	SPI
GND	B2	GND	GND
GND	B10	GND	GND
GND	E1	GND	GND
GND	F5	GND	GND
GND	F6	GND	GND
GND	G5	GND	GND
GND	G6	GND	GND
GND	G11	GND	GND
		2.12	

I/O Bank 0 1 2 3 4 5 6 7 8 9 10 11 12 | 13 14 GBIN0/ GBIN1/ VPP PIO0 PIO0 PIO0 PIO₀ PIO0 PIO0 PIO0 VCCIO_0 GND PIO0 Α PIO0 PIO₀ **FAST** 2V5 PIO3/ B PIO1 B DP00A PIÔ3/ PIO3/ PIO0 PIO0 PIO0 PIO0 PIO0 PIO0 PIO0 PIO0 PIO₀ C PIO1 DP00B DP01A PIO3/ PIŌ3/ PIO3/ PIO0 D PIO0 PIO0 PIO0 PIO0 PIO0 PIO0 **PIO1** PI01 **D** DP03A DP01B DP02A PIŌ3/ PIŌ3/ PIO1 E **PI01 PIO1** VCCIO_3 DP03B DP02B PIO3/ PIO3/ GBIN3/ F **GND GND** PIO1 VCCIO 0 VCC VCCIO PIO1 **PI01** DP04B DP04A GBIN2/ PIO3/ G DP05B GBIN7/ PIO3/ **GND** PIO1 PIO₁ VCC **GND GND** G DP05A DP11B **PI01** Bank PIO3/ GBIN6/ PIŌ3/ VCCIO_1 **GND GND GND VCC** PIO1 PIO₁ DP06A DP06B DP11A PIO3/ PIO3/ **VCC** VCCIO 3 **VCC GND** VCCIO_2 PIO₁ PIO₁ **GND** DP07B DP07A PIO3/ PIO3/ PI01 **K** VCCIO_3 PIO1 PIO₁ DP08A DP08B PIO3/ **SPI** PI02/ PIO₂ PIO₂ PIO₂ **GND** PIO₂ **PIO2** CRESET_E **TCK** PIO1 DP09A VCC CBSEL0 PIÔ3/ PIOS/ PIO2 PIO2 VCCIO_2 PIO2 | PIO2 | PIO2 PIO2 CDONE TDI TRST_B M DP09B SPI_SO PIO3/ TDO N DP10A SPI Bank GBIN5/ GBIN4/ PIŌ3/ PIO2/ PIOS/ PIOS/PIOS/ PIO2 Р **PIO2** PIO₂ PIO₂ PIO2 **GND** TMS PIO2 PIO₂ DP10B CBSEL SPI_SCK SPI_SS SPI_SI 4 1 2 3 5 7 8 9 11 12 13 I 14 6 10

I/O Bank 2

Figure 43: iCE65L08 CB132 Chip-Scale BGA Footprint (Top View)



CB196 Chip-Scale Ball-Grid Array

The CB196 package is a chip-scale, fully-populated, ball-grid array with 0.5 mm ball pitch.


Footprint Diagram

Figure 45 shows the iCE65L04 chip-scale BGA footprint for the 8 x 8 mm CB196 package. The footprint for the iCE65L08 is different than the iCE64L04 footprint, as shown in Figure 46. The pinout differences are highlighted by warning diamonds (♠) in the footprint diagrams and summarized in Table 43.



Although both the iCE65L04 and iCE65L08 are both available in the CB196 package and *almost* completely pin compatible, there are differences as shown in Table 43.

Figure 31 shows the conventions used in the diagram. Also see Table 42 for a complete, detailed pinout for the 196-ball chip-scale BGA packages. The signal pins are also grouped into the four I/O Banks and the SPI interface.



Ball Function	Ball Number	Pin Type	Bank	
PIO3/DP13A	H5	DPIO	3	
PIO3/DP13B	G5	DPIO	3	
PIO3/DP14A	L1	DPIO	3	
PIO3/DP14A PIO3/DP14B	L2	DPIO	3	
PIO3/DP15A	M1	DPIO	3	
PIO3/DP15B	M2	DPIO	3	
PIO3/DP16A (♦)	<i>iCE65L04:</i> K3 <i>iCE65L08:</i> K4	DPIO	3	
PIO3/DP16B (♠)	<i>iCE65L08:</i> K4 <i>iCE65L08:</i> K3	DPIO	3	
PIO3/DP17A	N1	DPIO	3	
PIO3/DP17B	N2	DPIO	3	
VCCIO_3	E3	VCCIO	3	
VCCIO 3	J6	VCCIO	3	
VCCIO_3	K1	VCCIO	3	
PIOS/SPI_SO	M11	SPI	SPI	
PIOS/SPI_SI	P11	SPI	SPI	
PIOS/SPI_SCK	P11 P12	SPI	SPI	
PIOS/SPI_SCR PIOS/SPI_SS_B	P13	SPI	SPI	
SPI_VCC	L11	SPI	SPI	
	_			
GND	A9	GND	GND	
GND	B12	GND	GND	
GND	C2	GND	GND	
GND	F1	GND	GND	
GND	F7	GND	GND	
GND	G7	GND	GND	
GND	G8	GND	GND	
GND	G9	GND	GND	
GND	H6	GND	GND	
GND	H7	GND	GND	
GND	H8	GND	GND	
GND		GND	GND	
GND GND	J8 J14	GND GND	GND GND	
GND	K10	GND	GND	
GND	L3	GND	GND	
GND	L3	GND	GND	
VCC	B7	VCC	VCC	
VCC	F2	VCC	VCC	
VCC	F8	VCC	VCC	
VCC	G6	VCC	VCC	
VCC	H9	VCC	VCC	
VCC	J4	VCC	VCC	
VCC	J7	VCC	VCC	
VCC	K13	VCC	VCC	
VCC	N7	VCC	VCC	
VPP_2V5	A14	VPP	VPP	
VPP_FAST	A13	VPP	VPP	

iCE65L04		DiePlus	5				
Pad Name	VQ100	CB132	CB196	CB284	Pad	X (µm)	Y (µm)
PIO1 24	_	_	G11	F20	167	3,712.80	1,812.00
PIO1_25	_	_	F11	E20	168	3,610.80	1,847.00
PIO1 26	_	_	E10	D20	169	3,712.80	1,882.00
PIO1_27	_	_	E14	C20	170	3,610.80	1,917.00
GND	_	G8	G8	L12	171	3,712.80	1,952.00
GND	_	_	_	_	172	3,610.80	1,987.00
PIO1 28	_	_	F12	G22	173	3,712.80	2,022.00
PIO1_29	_	G12	D14	L16	174	3,610.80	2,057.00
PIO1_30	64	G11	E13	L15	175	3,712.80	2,092.00
PIO1_31	65	F12	C14	K16	176	3,610.80	2,127.00
VCC	_	_	K13	L20	177	3,712.80	2,162.00
VCC	_	_	_	_	178	3,610.80	2,197.00
PIO1_32	66	E14	E11	J18	179	3,712.80	2,232.00
PIO1_33	_	F11	C13	K15	180	3,610.80	2,267.00
VCCIO_1	67	F9	F9	K13	181	3,712.80	2,302.00
VCCIO_1	_	_	_	_	182	3,610.80	2,337.00
PIO1_34	68	E12	E12	J16	183	3,712.80	2,377.00
PIO1_35	69	D14	B14	H18	184	3,610.80	2,427.00
GND	70	G9	G9	L13	185	3,712.80	2,477.00
PIO1_36	71	E11	B13	J15	186	3,610.80	2,527.00
PIO1_37	72	D12	D12	H16	187	3,712.80	2,577.00
PIO1_38	73	C14	C12	G18	188	3,610.80	2,627.00
PIO1_39	74	B14	D11	F18	189	3,712.80	2,677.00
VPP_2V5	75	A14	A14	E18	190	3,610.80	2,739.68
VPP_FAST	76	A13	A13	E17	191	3,097.00	2,962.80
VCC	77	F8	F8	K12	192	2,997.00	2,860.80
VCC	77	F8	F8	K12	193	2,947.00	2,962.80
PIO0_00	78	A12	C11	E16	194	2,897.00	2,860.80
PIO0_01	_	C12	_	G16	195	2,847.00	2,962.80
PIO0_02	79	A11	A12	E15	196	2,797.00	2,860.80
PIO0_03	80	C11	B11	G15	197	2,747.00	2,962.80
PIO0_04	_	D11	_	H15	198	2,697.00	2,860.80
PIO0_05	81	A10	D10	E14	199	2,647.00	2,962.80
PIO0_06	82	C10	A11	G14	200	2,612.00	2,860.80
PIO0_07	83	D10	D9	H14	201	2,577.00	2,962.80
GND	84	A9	H6	E13	202	2,542.00	2,860.80
GND	_	_	_	_	203	2,507.00	2,962.80
PIO0_08	85	C9	C10	G13	204	2,472.00	2,860.80
PIO0_09	86	D9	A10	H13	205	2,437.00	2,962.80
PIO0_10	87	C8	B10	G12	206	2,402.00	2,860.80
PIO0_11	_	D8	E9	H12	207	2,367.00	2,962.80
PIO0_12		_	_	A18	208	2,332.00	2,860.80
PIO0_13	_	_	_	A17	209	2,297.00	2,962.80
PIO0_14				A16	210	2,262.00	2,860.80
PIO0_15				A15	211	2,227.00	2,962.80
VCCIO_0	88	A8	A8	E12	212	2,192.00	2,860.80
VCCIO_0					213	2,157.00	2,962.80



I/O Characteristics

Table 49: PIO Pin Electrical Characteristics

Symbol	Description		Conditions	Minimum	Nominal	Maximum	Units
\mathbf{I}_{l}	Input pin I/O Bank 0, 1, 2		$V_{IN} = VCCIO_{max}$ to 0 V			±10	μΑ
	leakage current	I/O Bank 3	$V_{IN} = VCCIO_{max}$				
I _{oz}	Three-state I/O pi current	n (Hi-Z) leakage	$V_{O} = VCCIO_{max}$ to 0 V			±10	μΑ
C _{PIO}	PIO pin input capa	icitance			6		pF
C _{GBIN}	GBIN global buffer pin input				6		pF
	capacitance						
R _{PULLU}	Internal PIO pull-เ	ıp resistance	VCCIO = 3.3V		40		kΩ
P	during configuration		VCCIO = 2.5V		50		kΩ
			VCCIO = 1.8V		90		kΩ
			VCCIO = 1.5V				kΩ
			VCCIO = 1.2V				kΩ
V _{HYST}	Input hysteresis		VCCIO = 1.5V to 3.3V		50		mV

NOTE: All characteristics are characterized and may or may not be tested on each pin on each device.

Single-ended I/O Characteristics

Table 50: I/O Characteristics (I/O Banks 0, 1, 2 and SPI only) (I/O Bank 3 iCE65L01 only)

	Nominal I/O Bank Supply	Input Voltage (V)		Input Voltage (V)		Output Vo	oltage (V)	_	Current at e (mA)
I/O Standard	Voltage	V _{IL}	V _{IH}	V _{oL}	V _{OH}	I _{OL}	I _{OH}		
LVCMOS33	3.3V	0.80	2.00	0.4	2.40	8	8		
LVCMOS25	2.5V	0.70	1.70	0.4	2.00	6	6		
LVCMOS18	1.8V	35% VCCIO	65% VCCIO	0.4	1.40	4	4		
LVCMOS15	1.5V		oported Bank 3	0.4	1.20	2	2		

Table 51: I/O Characteristics (I/O Bank 3 and iCE65L04/08 only)

	Supply	Input Vo	oltage (V)	Output Voltage (V)		I/O Attribute	mA at Voltage									
I/O Standard	Voltage	Max. V _{IL}	Min. V _{IH}	Max. V _{oL}	Min. V _{OH}	Name	I _{OL.} I _{OH}									
LVCMOS33	3.3V	0.80	2.20	0.4	2.40	SL_LVCMOS33_8	±8									
						SB_LVCMOS25_16	±16									
LVCMOC2E	2 51/	0.70	1 70	0.4	2.00	SB_LVCMOS25_12	±12									
LVCMOS25	2.5V	0.70	1.70	0.4	2.00	SB_LVCMOS25_8 *	±8									
						SB_LVCMOS25_4	±4									
						SB_LVCMOS18_10	±10									
LVCMOC10	1.0\/	250/ 1/6610	CENT VICCIO	0.4	VCCIO 0 45	SB_LVCMOS18_8	±8									
LVCMOS18	1.8V	35% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	65% VCCIO	0.4	VCCIO-0.45	SB_LVCMOS18_4 *	±4
						SB_LVCMOS18_2	±2									
LVCMOC1E	1 []/	250/ 1/6610	CENT VICCIO	250/ 1/0010	750/ 1/6610	SB_LVCMOS15_4	±4									
LVCMOS15	1.5V	35% VCCIO	65% VCCIO	25% VCCIO	75% VCCIO	SB_LVCMOS15_2 *	±2									
						SB_MDDR10	±10									
MDDD	1.0\/	250/ 1/6610	CENT VICCIO	0.4	VCCIO 0 45	SB_MDDR8	±8									
MDDR	1.8V	35% VCCIO	65% VCCIO	0.4	VCCIO-0.45	SB_MDDR4 *	±4									
						SB_MDDR2	±2									
SSTL2 (Class 2)	2 51/	VDEE 0 100	VDEE : 0 100	0.35	VTT - 0 420	SB_SSTL2_CLASS_2	±16.2									
SSTL2 (Class 1)	2.5V	VREF-0.180	VREF+0.180	0.54	VTT+0.430	SB_SSTL2_CLASS_1	±8.1									
SSTL18 (Full)	1.0\/	VDEE 0 125	VDEE : 0 125	0.28	VTT+0.280	SB_SSTL18_FULL	±13.4									
SSTL18 (Half)	1.8V	VREF-0.125	VREF+0.125	VTT-0.475	VTT+0.475	SB_SSTL18_HALF	±6.7									
NOTEC:	•	•		•	•	•										

NOTES

SSTL2 and SSTL18 I/O standards require the VREF input pin, which is only available on the CB284 package and die-based products.



I/O Banks 0, 1, 2 and SPI Bank Characteristic Curves

Figure 52: Typical LVCMOS Output Low Characteristics (I/O Banks 0, 1, 2, and SPI)




Figure 53: Typical LVCMOS Output High Characteristics (I/O Banks 0, 1, 2, and SPI)





Figure 54: Input with Internal Pull-Up Resistor Enabled (I/O Banks 0, 1, 2, and SPI)





Programmable Input/Output (PIO) Block

Table 55 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 57 and Figure 58. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

Figure 57: Programmable I/O (PIO) Pad-to-Pad Timing Circuit




Figure 58: Programmable I/O (PIO) Sequential Timing Circuit




Table 55: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)

<i>Table 55:</i> 1		avie 55:	ypical Programmable Input/Output (PIO) Timing (LVCMOS25)							
			Device: iCE65	L01		L04, L08				
			Power/Speed Grad	− T	_	L	− T			
			Nominal VCC	1.2 V	1.0 V	1.2 V	1.2 V			
Symbol	From	То	Description	Тур.	Тур.	Тур.	Тур.	Units		
		Synchro	nous Output Paths							
t _{оско}	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip- flop to PIO output pad.	4.7	13.8	7.3	5.6	ns		
t _{GBCKIO}	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.	2.1	7.3	3.8	2.6	ns		
		Synchro	nous Input Paths							
t _{SUPDIN}	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip- flop before active clock edge on GBIN input, including interconnect delay.	0	0	0	0	ns		
t _{HDPDIN}	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.	2.7	7.1	3.6	2.8	ns		
		Pad to F	Pad							
t _{PADIN}	PIO input	Inter- connect	Asynchronous delay from PIO input pad to adjacent interconnect.	2.5	9.5	5.0	3.2	ns		
t _{PADO}	Inter- connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.	4.5	14.6	7.7	6.2	ns		



Internal Configuration Oscillator Frequency

Table 57 shows the operating frequency for the iCE65's internal configuration oscillator.

Table 57: Internal Oscillator Frequency

	Oscillator	Frequency (MHz)		
Symbol	Mode	Min.	Max.	Description
f _{OSCD}	Default	4.0	6.8	Default oscillator frequency. Slow enough to safely operate with any SPI serial PROM.
f _{OSCL}	Low Frequency	14	21	Supported by most SPI serial Flash PROMs
f _{OSCH}	High Frequency	21	31	Supported by some high-speed SPI serial Flash PROMs
	Off	0	0	Oscillator turned off by default after configuration to save power.

Configuration Timing

Table 58 shows the maximum time to configure an iCE65 device, by oscillator mode. The calculations use the slowest frequency for a given oscillator mode from Table 57 and the maximum configuration bitstream size from Table 1 which includes full RAM4K block initialization. The configuration bitstream selects the desired oscillator mode based on the performance of the configuration data source.

Table 58: Maximum SPI Master or NVCM Configuration Timing by Oscillator Mode

Symbol	Description	Device	Default	Low Freq.	High Freq.	Units
t _{CONFIGL}	Time from when minimum Power-on	iCE65L01	53	25	11	ms
	Reset (POR) threshold is	iCE65L04	115	55	25	ms
	reached until user application starts.	iCE65L08	230	110	50	ms

Table 59 provides timing for the CRESET B and CDONE pins.

Table 59: General Configuration Timing

				All G	rades		
Symbol	From	То	Description	Min.	Max.	Units	
t _{CRESET_B}	CREST_B	CREST_B	Minimum CRESET_B Low pulse width requestion configuration, from falling edge to rising edge.	200	_	ns	
t _{DONE_IO}	CDONE High	PIO pins active	Number of configuration clock cycles afte High before the PIO pins are activated.	_	49	Clock cycles	
			SPI Peripheral Mode (Clock = SPI_SCK, crising-edge to rising-edge)		nds on frequency		
			NVCM or SPI Master Mode by internal Default		7.20	12.25	μs
			oscillator frequency setting (Clock =	Low	2.34	3.50	μs
			internal oscillator)	High	1.59	2.33	μs

Revision History

Version	Date	Description
2.42	30-MAR-2012	Changed company name. Updated Table 1
2.41	1-AUG-2011	Added VQ100 marking for NVCM programming.
2.4	13-MAY-2011	Added L01 CB121 package Figure 39. Added note "else VCCIO_1 draws current" to JTAG inputs TCK, TDI and TMS do not have the input pull-up resistor and must be tied off to GND when unused, Table 32. Input pin leakage current Table 49 split by bank. QN84 package drawing, Figure 35, added note "underside metal is at ground potential", increased thermal resistance. Added Marking Format and Thermal resistance to CB81 Packag Mechanical Drawing Figure 33. Added coplanarity specification to VQ100 Package Mechanical Drawing Figure 37
2.3	18-OCT-2010	Added L01 CB81 and L08 CB132 packages.
2.2.3	12-OCT-2010	Changed Figure 29: Application Processor Waveforms for SPI Peripheral Mode Configuration Process and Table 60 from 300 µs CRESET_B to 800 µs for iCE65L01/04 and 1200 µs for iCE65L08.
2.2.2	8-OCT-2010	Added iCE65L04 marking specification to Figure 47 CB196 Package Mechanical Drawing.
2.2.1	5-OCT-2010	Changed FSPI_SCK from 0.125 MHz to 1 MHz in SPI Peripheral Configuration Interface and in Table 60.
2.2	6-AUG-2010	Programmable Interconnect section removed.
2.1.1	26-MAY-2010	Switched labels on Figure 53 LVCMOS Output High, VCCIO = 1.8V with VCCIO = 2.5V.
2.1	15-MAR-2010	Added JTAG unused input tie off guideline. Added marking specification and thermal characteristics to package drawings. Added production datasheet for iCE65L01 with timing update, including QN84, VQ100 and CB132. Added NVCM shut-off on SPI configuration. Added non-standard VCCIO operating conditions. Increased the minimum voltage supply specification for LVCMOS33 to 3.14V in Table 48.
2.0.1	12-NOV-2009	Recommended Operation Conditions, Table 47, replaced junction with ambient.
2.0	14-SEPT-2009	Finalized production data sheet for iCE65L04 and iCE65L08. Improved SubLVDS input specification V _{ICM} in Table 52. CS63 and CC72 packages removed and placed in iCE DiCE KGD, Known Good Die datasheet. Added "IBIS Models for I/O Banks 0, 1, 2 and the SPI Bank". Added "Printed Circuit Board Layout Information".
1.5.1	13-JUL-2009	Updated the text in "SPI PROM Requirements" section. Minor label change in Figure 48.
1.5	20-JUN-2009	Updated timing information and added –T high-speed device option (affected Figure 2, Table 48, Table 54, Table 55, Table 56, and Table 61). Added support for 3.3V LVCMOS I/Os in I/O Bank 3 (affected Figure 7, Table 5, Table 7, Table 8, Table 47, Table 48, and Table 51). Added a section about the SPI Peripheral Configuration Interface and timing in Table 60. Added a warning that a Warm Boot operation can only jump to another configuration image that has Warm Boot disabled. Updated configuration image size and configuration time for the iCE65L02 in Table 27 and Table 58. Reduced the minimum voltage supply specification for LVCMOS33 to 2.7V in Table 48. Added information about which power rails can be disconnected without effecting the Power-On Reset (POR) circuit and clarified description of VPP_2V5 pin in Table 36. Added I/O characterization curves (Figure 52, Figure 53, and Figure 54). Minor changes to Figure 20 and Figure 21. Changed timing per Figures 54-58 and Tables 55-57.
1.4.4	25-MAR-2009	Clarified the voltage requirements for the VPP_2V5 pin in Table 36 and notes under Table 48.
1.4.3	9-MAR-2009	Removed volatile-only (-V) product offering from Figure 2. Corrected NC on ball V22, removed it for ball T22 on CB284 package (Figure 48).
1.4.2	27-FEB-2009	Updated Table 14, Table 23, Table 26, Table 30, Table 33, Table 35, and Table 46. Updated I/O Bank 3 information in Table 7 and Table 48.
1.4.1	24-FEB-2009	Based on characterization data, reduced 32KHz operating current by 40% in Table 1, Table 61, and Figure 1. Corrected that SSTL18 standards require VREF pin in Table 7. Correct ball numbers for GBIN4/GBIN5 for CS110 package.
1.4	9-FEB-2009	Added footprint and pinout information for the VQ100 Very-thin Quad Flat Package. Added footprint for iCE65L08 in CB196 (Figure 46) and added Table 43 showing the differences between the 'L04 and 'L08 in the CB196 package. Unified the package footprint nomenclature in the Package and Pinout Information section. Added note to Global Buffer Inputs that the differential clock direct input is not available on the CB132 package. Added tables showing the ball/pin number for various control functions, by package (Table 14, Table 23, Table 26, Table 30, and Table 33). Corrected the GBIN/GBUF designations. GBIN4 and GBIN5 were swapped as were GBIN6 and GBIN7. This change affected all pinout tables and footprint diagrams. Updated and corrected "Differential Global Buffer Input." Tested and corrected the clock-enable and reset connections between global buffers and various resources (Table 11, Table 12, and Table 13). Added "Automatic Global Buffer Insertion, Manual Insertion." Added "Die Cross Reference" section. Improved industrial temperature range by lowering