Welcome to [E-XFL.COM](#)**Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

**Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

**Details**

Product Status	Obsolete
Number of LABs/CLBs	960
Number of Logic Elements/Cells	7680
Total RAM Bits	131072
Number of I/O	150
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	196-VFBGA, CSPBGA
Supplier Device Package	196-CSPBGA (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l08f-lcb196i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l08f-lcb196i</a>

## Programmable Logic Block (PLB)

Generally, a logic design for an iCE65 component is created using a high-level hardware description language such as Verilog or VHDL. The Lattice Semiconductor development software then synthesizes the high-level description into equivalent functions built using the programmable logic resources within each iCE65 device. Both sequential and combinational functions are constructed from an array of Programmable Logic Blocks (PLBs). Each PLB contains eight Logic Cells (LCs), as pictured in [Figure 4](#), and share common control inputs, such as clocks, reset, and enable controls.

PLBs are connected to one another and other logic functions using the rich Programmable Interconnect resources.

### Logic Cell (LC)


Each iCE65 device contains thousands of Logic Cells (LCs), as listed in [Table 1](#). Each Logic Cell includes three primary logic elements, shown in [Figure 4](#).

- A four-input [Look-Up Table \(LUT4\)](#) builds any combinational logic function, of any complexity, of up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.

**Figure 4: Programmable Logic Block and Logic Cell**

- A [‘D’-style Flip-Flop \(DFF\)](#), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- [Carry Logic](#) boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

The output from a Logic Cell is available to all inputs to all eight Logic Cells within the Programmable Logic Block. Similarly, the Logic Cell output feeds into fabric to connect to other features on the iCE65 device.



### Automatic Global Buffer Insertion, Manual Insertion

The iCEcube development software automatically assigns high-fanout signals to a global buffer. However, to manual insert a global buffer input/global buffer (GBIN/GBUF) combination, use the **SB\_IO\_GB** primitive. To insert just a global buffer (GBUF), use the **SB\_GB** primitive.

### Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE65 device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user-I/O pins into their high-impedance state. Similarly, the PIO pins can be forced into their high-impedance state via the JTAG controller.

### Global Reset Control


The global reset control signal connects to all PLB and PIO flip-flops on the iCE65 device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application. See [Table 3](#) for more information.

The PIO flip-flops are always reset during configuration, although the output flip-flop can be inverted before leaving the iCE65 device, as shown in [Figure 11](#).

## RAM

Each iCE65 device includes multiple high-speed synchronous RAM blocks (RAM4K), each 4Kbit in size. As shown in [Table 16](#) a single iCE65 integrates between 16 to 96 such blocks. Each RAM4K block is generically a 256-word deep by 16-bit wide, two-port register file, as illustrated in [Figure 17](#). The input and output connections, to and from a RAM4K block, feed into the programmable interconnect resources.

**Figure 17: RAM4K Memory Block**




**Table 16: RAM4K Blocks per Device**

Device	RAM4K Blocks	Default Configuration	RAM Bits per Block	Block RAM Bits
iCE65L01	16	256 x 16	4K (4,096)	64K
iCE65L04	20			80K
iCE65L08	32			128K

Using programmable logic resources, a RAM4K block implements a variety of logic functions, each with configurable input and output data width.

- Random-access memory (RAM)
  - ◆ Single-port RAM with a common address, enable, and clock control lines
  - ◆ Two-port RAM with separate read and write control lines, address inputs, and enable

**Figure 20: Device Configuration Control Flow**



## Configuration Image Size

Table 23 shows the number of memory bits required to configure an iCE65 device. Two values are provided for each device. The “Logic Only” value indicates the minimum configuration size, the number of bits required to configure only the logic fabric, leaving the RAM4K blocks uninitialized. The “Logic + RAM4K” column indicates the maximum configuration size, the number of bits to configure the logic fabric and to pre-initialize all the RAM4K blocks.

**Table 21: iCE65 Configuration Image Size (Kbits)**

Device	MINIMUM Logic Only (RAM4K not initialized)	MAXIMUM Logic + RAM4K (RAM4K pre-initialized)
iCE65L01	181 Kbits	245 Kbits*
iCE65L04	453 Kbits	533 Kbits
iCE65L08	929 Kbits	1,057 Kbits

\* Note: only 14 of the 16 RAM4K Memory Blocks may be pre-initialized in the iCE65L01.

### Nonvolatile Configuration Memory (NVCM)

All standard iCE65 devices have an internal, nonvolatile configuration memory (NVCM). The NVCM is large enough to program a complete iCE65 device, including initializing all RAM4K block locations (MAXIMUM column in Table 23). The NVCM memory also has very high programming yield due to extensive error checking and correction (ECC) circuitry.

The NVCM is ideal for cost-sensitive, high-volume production applications, saving the cost and board space associated with an external configuration PROM. Furthermore, the NVCM provides exceptional design security, protecting critical intellectual property (IP). The NVCM contents are entirely contained within the iCE65 device and are not readable once protected by the one-time programmable Security bits. Furthermore, there is no observable difference between a programmed or un-programmed memory cell using optical or electron microscopy.

The NVCM memory has a programming interface similar to a 25-series SPI serial Flash PROM. Consequently, it can be programmed using standard device programmers before or after circuit board assembly or programmed in-system from a microprocessor or other intelligent controller. NVCM programming requires VCCIO\_1, Bank 1 voltage to be applied on power-up, at the same time as other voltage supplies.

### Configuration Control Signals

The iCE65 configuration process is self-timed and controlled by a few internal signals and device I/O pins, as described in [Table 22](#).

**Table 22: iCE65 Configuration Control Signals**

Signal Name	Direction	Description
POR	Internal control	Internal Power-On Reset (POR) circuit.
OSC	Internal control	Internal configuration oscillator.
CRESET_B	Input	Configuration Reset input. Active-Low. No internal pull-up resistor.
CDONE	Open-drain Output	Configuration Done output. Permanent, weak pull-up resistor to VCCIO_2.


The Power-On Reset circuit, [POR](#), automatically resets the iCE65 component to a known state during power-up (cold boot). The POR circuit monitors the relevant voltage supply inputs, as shown in [Figure 22](#). Once all supplies exceed their minimum thresholds, the configuration controller can start the configuration process.

The configuration controller begins configuring the iCE65 device, clocked by the [Internal Oscillator](#), OSC. The OSC oscillator continues controlling configuration unless the iCE65 device is configured using the [SPI Peripheral Configuration Interface](#).

## Cold Boot Configuration Option

By default, the iCE65 FPGA is programmed with a single configuration image, either from internal NVCM memory, from an external SPI Flash PROM, or externally from a processor or microcontroller.

**Figure 27: ColdBoot and WarmBoot Configuration**



When self loading from NVCM or from an SPI Flash PROM, there is an additional configuration option called Cold Boot mode. When this option is enabled in the configuration bitstream, the iCE65 FPGA boots normally from power-on or a master reset (CRESET\_B = Low pulse), but monitors the value on two PIO pins that are borrowed during configuration, as shown in [Figure 27](#). These pins, labeled PIO2/CBSEL0 and PIO2/CBSEL1, tell the FPGA which of the four possible SPI configurations to load into the device. Table 30 provides the pin or ball locations for these pins.

- Load from initial location, either from NVCM or from address 0 in SPI Flash PROM. For Cold Boot or Warm Boot applications, the initial configuration image contains the cold boot/warm boot applet.
- Check if Cold Boot configuration feature is enabled in the bitstream.
  - ◆ If not enabled, FPGA configures normally.
  - ◆ If Cold Boot is enabled, then the FPGA reads the logic values on pins CBSEL[1:0]. The FPGA uses the value as a vector and then reads from the indicated vector address.
  - ◆ At the selected CBSEL[1:0] vector address, there is a starting address for the selected configuration image.
    - For SPI Flash PROMs, the new address is a 24-bit start address in Flash.
    - If the selected bitstream is in NVCM, then the address points to the internal NVCM.
- Using the new start address, the FPGA restarts reading configuration memory from the new location.

**Table 31** describes how to maintain voltage compatibility for two interface scenarios. The easiest interface is when the Application Processor's (AP) I/O supply rail and the iCE65's SPI and VCCIO\_2 bank supply rails all connect to the same voltage. The second scenario is when the AP's I/O supply voltage is greater than the iCE65's VCCIO\_2 supply voltage.

**Table 31: CRESET\_B and CDONE Voltage Compatibility**

Condition	Direct	CRESET_B Open- Drain	Pull-up	CDONE Pull- up	Requirement
<b>VCCIO_AP = VCC_SPI</b>	OK	OK with pull-up	Required if using open-drain output	Recommended	AP can directly drive CRESET_B High and Low although an open-drain output recommended is if multiple devices control CRESET_B. If using an open-drain driver, the CRESET_B input must include a 10 kΩ pull-up resistor to VCCIO_2. The 10 kΩ pull-up resistor to AP_VCCIO is also recommended.
<b>AP_VCCIO &gt; VCCIO_2</b>	N/A	Required, requires pull-up	Required	Required	The AP must control CRESET_B with an open-drain output, which requires a 10 kΩ pull-up resistor to VCCIO_2. The 10 kΩ pull-up resistor to AP_VCCIO is required.

## JTAG Boundary Scan Port

### Overview

Each iCE65 device includes an IEEE 1149.1-compatible JTAG boundary-scan port. The port supports printed-circuit board (PCB) testing and debugging. It also provides an alternate means to configure the iCE65 device.

### Signal Connections

The JTAG port connections are listed in [Table 32](#).

**Table 32: iCE65 JTAG Boundary Scan Signals**

Signal Name	Direction	Description
TDI	Input	Test Data Input. Must be tied off to GND when unused. (no pull-up resistor)*
TMS	Input	Test Mode Select. Must be tied off to GND when unused. (no pull-up resistor)*
TCK	Input	Test Clock. Must be tied off to GND when unused. (no pull-up resistor)*
TDO	Output	Test Data Output.
TRST_B	Input	Test Reset, active Low. Must be Low during normal device operation. Must be High to enable JTAG operations.*

\* Must be tied off to GND or VCCIO\_1, else VCCIO\_1 draws current.

**Table 33** lists the ball/pin numbers for the JTAG interface by package code. The JTAG interface is available in select package types. The JTAG port is located in I/O Bank 1 along the right edge of the iCE65 device and powered by the VCCIO\_1 supply inputs. Consequently, the JTAG interface uses the associated I/O standards for I/O Bank 1.

**Table 33: JTAG Interface Ball/Pin Numbers by Package**

JTAG Interface	VQ100	CB132	CB196	CB284
<b>TDI</b>		M12	M12	T16
<b>TMS</b>		P14	P14	V18
<b>TCK</b>		L12	L12	R16
<b>TDO</b>		N14	N14	U18
<b>TRST_B</b>	N/A	M14	M14	T18

### Pinout Table

Table 37 provides a detailed pinout table for the CB8I package. Pins are generally arranged by I/O bank, then by ball function.

**Table 37: iCE65 CB81 Chip-scale BGA Pinout Table**

Ball Function	Ball Number	Pin Type	Bank
<b>PIO0</b>	A2	PIO	0
<b>PIO0</b>	A3	PIO	0
<b>GBIN0/PIO0</b>	A4	GBIN	0
<b>PIO0</b>	A7	PIO	0
<b>PIO0</b>	A8	PIO	0
<b>PIO0</b>	B4	PIO	0
<b>PIO0</b>	B5	PIO	0
<b>PIO0</b>	B6	PIO	0
<b>PIO0</b>	B7	PIO	0
<b>PIO0</b>	B8	PIO	0
<b>PIO0</b>	C4	PIO	0
<b>PIO0</b>	C5	PIO	0
<b>PIO0</b>	C6	PIO	0
<b>PIO0</b>	D4	PIO	0
<b>PIO0</b>	D5	PIO	0
<b>GBIN1/PIO0</b>	D6	GBIN	0
<b>PIO0</b>	E6	PIO	0
<b>VCCIO_0</b>	A6	VCCIO	0
<b>PIO1</b>	C7	PIO	1
<b>PIO1</b>	C8	PIO	1
<b>PIO1</b>	C9	PIO	1
<b>PIO1</b>	D7	PIO	1
<b>PIO1</b>	D8	PIO	1
<b>PIO1</b>	E7	PIO	1
<b>PIO1</b>	E8	PIO	1
<b>PIO1</b>	E9	PIO	1
<b>PIO1</b>	F6	PIO	1
<b>GBIN2/PIO1</b>	F7	GBIN	1
<b>GBIN3/PIO1</b>	F8	GBIN	1
<b>PIO1</b>	F9	PIO	1
<b>PIO1</b>	G6	PIO	1
<b>PIO1</b>	G7	PIO	1
<b>PIO1</b>	G8	PIO	1
<b>PIO1</b>	G9	PIO	1
<b>VCCIO_1</b>	D9	VCCIO	1
<b>CDONE</b>	H6	CONFIG	2
<b>CRESET_B</b>	J6	CONFIG	2
<b>PIO2</b>	G3	PIO	2
<b>PIO2</b>	G4	PIO	2
<b>PIO2/CBSEL0</b>	G5	PIO	2
<b>PIO2</b>	H3	PIO	2
<b>GBIN5/PIO2</b>	H4	PIO	2
<b>PIO2/CBSEL1</b>	H5	PIO	2
<b>PIO2</b>	J2	PIO	2
<b>GBIN4/PIO2</b>	J3	PIO	2
<b>VCCIO_2</b>	J4	PIO	2

# iCE65 Ultra Low-Power mobileFPGA™ Family

Pin Function	Pin Number	Type	Bank
<b>PIO2</b>	28	PIO	2
<b>PIO2</b>	29	PIO	2
<b>PIO2</b>	30	PIO	2
<b>PIO2</b>	iCE65L01: 34 iCE65L04: 36	PIO	2
<b>PIO2</b>	37	PIO	2
<b>PIO2</b>	40	PIO	2
<b>PIO2/CBSEL0</b>	41	PIO	2
<b>PIO2/CBSEL1</b>	42	PIO	2
<b>VCCIO_2</b>	31	VCCIO	2
<b>VCCIO_2</b>	38	VCCIO	2
<b>PIO3/DP00A</b>	1	PIO/DPIO	3
<b>PIO3/DP00B</b>	2	PIO/DPIO	3
<b>PIO3/DP01A</b>	3	PIO/DPIO	3
<b>PIO3/DP01B</b>	4	PIO/DPIO	3
<b>PIO3/DP02A</b>	7	PIO/DPIO	3
<b>PIO3/DP02B</b>	8	PIO/DPIO	3
<b>PIO3/DP03A</b>	9	PIO/DPIO	3
<b>PIO3/DP03B</b>	10	PIO/DPIO	3
<b>PIO3/DP04A</b>	12	PIO/DPIO	3
<b>GBIN7/PIO3/DP04B</b>	13	GBIN/DPIO	3
<b>GBIN6/PIO3/DP05A</b>	15	GBIN/DPIO	3
<b>PIO3/DP05B</b>	16	PIO/DPIO	3
<b>PIO3/DP06A</b>	18	PIO/DPIO	3
<b>PIO3/DP06B</b>	19	PIO/DPIO	3
<b>PIO3/DP07A</b>	20	PIO/DPIO	3
<b>PIO3/DP07B</b>	21	PIO/DPIO	3
<b>PIO3/DP08A</b>	24	PIO/DPIO	3
<b>PIO3/DP08B</b>	25	PIO/DPIO	3
<b>VCCIO_3</b>	6	VCCIO	3
<b>VCCIO_3</b>	14	VCCIO	3
<b>VCCIO_3</b>	22	VCCIO	3
<b>PIOS/SPI_SO</b>	45	SPI	SPI
<b>PIOS/SPI_SI</b>	46	SPI	SPI
<b>PIOS/SPI_SCK</b>	48	SPI	SPI
<b>PIOS/SPI_SS_B</b>	49	SPI	SPI
<b>SPI_VCC</b>	50	SPI	SPI
<b>GND</b>	5	GND	GND
<b>GND</b>	17	GND	GND
<b>GND</b>	23	GND	GND
<b>GND</b>	32	GND	GND
<b>GND</b>	39	GND	GND
<b>GND</b>	47	GND	GND
<b>GND</b>	55	GND	GND
<b>GND</b>	70	GND	GND
<b>GND</b>	84	GND	GND
<b>GND</b>	98	GND	GND
<b>VCC</b>	11	VCC	VCC
<b>VCC</b>	35	VCC	VCC

# iCE65 Ultra Low-Power mobileFPGA™ Family


Ball Function	Ball Number	Pin Type	Bank
<b>PIO1</b>	H12	PIO	1
<b>PIO1</b>	J11	PIO	1
<b>PIO1</b>	J12	PIO	1
<b>PIO1</b>	K11	PIO	1
<b>PIO1</b>	K12	PIO	1
<b>PIO1</b>	K14	PIO	1
<b>PIO1</b>	L14	PIO	1
<b>TCK</b>	L12	JTAG	1
<b>TDI</b>	M12	JTAG	1
<b>TDO</b>	N14	JTAG	1
<b>TMS</b>	P14	JTAG	1
<b>TRST_B</b>	M14	JTAG	1
<b>VCCIO_1</b>	F9	VCCIO	1
<b>VCCIO_1</b>	H14	VCCIO	1
<b>CDONE</b>	M10	CONFIG	2
<b>CRESET_B</b>	L10	CONFIG	2
<b>GBIN4/PIO2</b>	P8	GBIN	2
<b>GBIN5/PIO2</b>	P7	GBIN	2
<b>PIO2</b>	L4	PIO	2
<b>PIO2</b>	L5	PIO	2
<b>PIO2</b>	L6	PIO	2
<b>PIO2</b>	L7	PIO	2
<b>PIO2</b>	L8	PIO	2
<b>PIO2</b>	M3	PIO	2
<b>PIO2</b>	M4	PIO	2
<b>PIO2</b>	M6	PIO	2
<b>PIO2</b>	M7	PIO	2
<b>PIO2</b>	M8	PIO	2
<b>PIO2</b>	M9	PIO	2
<b>PIO2</b>	P2	PIO	2
<b>PIO2</b>	P3	PIO	2
<b>PIO2</b>	P4	PIO	2
<b>PIO2</b>	P5	PIO	2
<b>PIO2</b>	P9	PIO	2
<b>PIO2/CBSEL0</b>	L9	PIO	2
<b>PIO2/CBSEL1</b>	P10	PIO	2
<b>VCCIO_2</b>	J9	PIO	2
<b>VCCIO_2</b>	M5	PIO	2
<b>PIO3/DP00A</b>	B1	DPIO	3
<b>PIO3/DP00B</b>	C1	DPIO	3
<b>PIO3/DP01A</b>	C3	DPIO	3
<b>PIO3/DP01B</b>	D3	DPIO	3
<b>PIO3/DP02A</b>	D4	DPIO	3
<b>PIO3/DP02B</b>	E4	DPIO	3
<b>PIO3/DP03A</b>	D1	DPIO	3
<b>PIO3/DP03B</b>	E1	DPIO	3
<b>PIO3/DP04A</b>	F4	DPIO	3
<b>PIO3/DP04B</b>	F3	DPIO	3
<b>L01/L04: GBIN6/PIO3</b> <b>L08: GBIN6/DP06A</b>	H1	GBIN	3

Ball Function	Ball Number	Pin Type	Bank
<b>L01/L04: GBIN7/PIO3 L08: GBIN7/DP05B</b>	G1	GBIN	3
<b>L01/L04: PIO3/DP05A L08: PIO3/DP05A</b>	G3	DPIO	3
<b>L01/L04: PIO3/DP05B L08: PIO3/DP11B</b>	G4	DPIO	3
<b>L01/L04: PIO3/DP06A L08: PIO3/DP06B</b>	H3	DPIO	3
<b>L01/L04: PIO3/DP06B L08: PIO3/DP11A</b>	H4	DPIO	3
<b>PIO3/DP07A</b>	J3	DPIO	3
<b>PIO3/DP07B</b>	J1	DPIO	3
<b>PIO3/DP08A</b>	K3	DPIO	3
<b>PIO3/DP08B</b>	K4	DPIO	3
<b>PIO3/DP09A</b>	L1	DPIO	3
<b>PIO3/DP09B</b>	M1	DPIO	3
<b>PIO3/DP10A</b>	N1	DPIO	3
<b>PIO3/DP10B</b>	P1	DPIO	3
<b>VCCIO_3</b>	E3	VCCIO	3
<b>VCCIO_3</b>	J6	VCCIO	3
<b>VCCIO_3</b>	K1	VCCIO	3
<b>PIOS/SPI_SO</b>	M11	SPI	SPI
<b>PIOS/SPI_SI</b>	P11	SPI	SPI
<b>PIOS/SPI_SCK</b>	P12	SPI	SPI
<b>PIOS/SPI_SS_B</b>	P13	SPI	SPI
<b>SPI_VCC</b>	L11	SPI	SPI
<b>GND</b>	A9	GND	GND
<b>GND</b>	F1	GND	GND
<b>GND</b>	F7	GND	GND
<b>GND</b>	G7	GND	GND
<b>GND</b>	G8	GND	GND
<b>GND</b>	G9	GND	GND
<b>GND</b>	H6	GND	GND
<b>GND</b>	H7	GND	GND
<b>GND</b>	H8	GND	GND
<b>GND</b>	J8	GND	GND
<b>GND</b>	J14	GND	GND
<b>GND</b>	L3	GND	GND
<b>GND</b>	P6	GND	GND
<b>VCC</b>	F8	VCC	VCC
<b>VCC</b>	G6	VCC	VCC
<b>VCC</b>	H9	VCC	VCC
<b>VCC</b>	J4	VCC	VCC
<b>VCC</b>	J7	VCC	VCC
<b>VPP_2V5</b>	A14	VPP	VPP
<b>VPP_FAST</b>	A13	VPP	VPP

## Package Mechanical Drawing

**Figure 47:**  
**(a) iCE65L04 CB196 Package Mechanical Drawing**

**CB196:** 8 x 8 mm, 196-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array



Description	Symbol	Min.	Nominal	Max.	Units
Number of Ball Columns	X		14		Columns
Number of Ball Rows	Y		14		Rows
Number of Signal Balls	n		196		Balls
Body Size	X	7.90	8.00	8.10	mm
	Y	7.90	8.00	8.10	
Ball Pitch	e	—	0.50	—	
Ball Diameter	b	0.27	—	0.37	
Edge Ball Center to Center	X	—	6.50	—	
	Y	—	6.50	—	
Package Height	A	—	—	1.00	
Stand Off	A1	0.16	—	0.26	

### Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65L04F	Part number
	-T	Power/Speed
3	CB196I	Package type
4	ENG	Engineering
5	NXXXXXXX	Lot Number
6	YYWW	Date Code
	© CCCCCC	Country

### Thermal Resistance

Junction-to-Ambient $\theta_{JA}$ (°C/W)	
0 LFM	200 LFM
42	34

## CB284 Chip-Scale Ball-Grid Array

The CB284 package, partially-populated 0.5 mm pitch, ball grid array simplifies PCB layout with empty ball rings.

### Footprint Diagram


Figure 48 shows the CB284 chip-scale BGA footprint. The 8 x 8 mm CBI32 package fits within the same ball pattern as the 12 x 12 mm CB284 package. In other words, the central 8 x 8 section of the CB284 footprint matches the CBI32 footprint.

Figure 31 shows the conventions used in the diagram.

Also see Table 44 for a complete, detailed pinout for the 132-ball and 284-ball chip-scale BGA packages.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 48: iCE65 CB284 Chip-Scale BGA Footprint (Top View)**



### Pinout Table

Table 44 provides a detailed pinout table for the two chip-scale BGA packages. Pins are generally arranged by I/O bank, then by ball function. The balls with a black circle (●) are unconnected balls (N.C.) for the iCE65L04 in the CB284 package. The CB132 package fits within the CB284 package footprint as shown in Figure 48. The right-most column shows which CB132 ball corresponds to the CB284.

The table also highlights the differential I/O pairs in I/O Bank 3.

**Table 44: iCE65 CB284 Chip-scale BGA Pinout Table (with CB132 cross reference)**

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
		iCE65L04	iCE65L08		
<b>GBIN0/PIO0</b>	E10	GBIN	GBIN	0	A6
<b>GBIN1/PIO0</b>	E11	GBIN	GBIN	0	A7
<b>PIO0 (●)</b>	A1	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A2	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A3	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A4	N.C.	PIO	0	—
<b>PIO0</b>	A5	PIO	PIO	0	—
<b>PIO0</b>	A6	PIO	PIO	0	—
<b>PIO0</b>	A7	PIO	PIO	0	—
<b>PIO0 (●)</b>	A9	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A10	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A11	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A12	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A13	N.C.	PIO	0	—
<b>PIO0</b>	A15	PIO	PIO	0	—
<b>PIO0</b>	A16	PIO	PIO	0	—
<b>PIO0</b>	A17	PIO	PIO	0	—
<b>PIO0</b>	A18	PIO	PIO	0	—
<b>PIO0 (●)</b>	A14	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A19	N.C.	PIO	0	—
<b>PIO0 (●)</b>	A20	N.C.	PIO	0	—
<b>PIO0</b>	C3	PIO	PIO	0	—
<b>PIO0</b>	C4	PIO	PIO	0	—
<b>PIO0</b>	C5	PIO	PIO	0	—
<b>PIO0</b>	C6	PIO	PIO	0	—
<b>PIO0</b>	C7	PIO	PIO	0	—
<b>PIO0</b>	C9	PIO	PIO	0	—
<b>PIO0</b>	C10	PIO	PIO	0	—
<b>PIO0</b>	C11	PIO	PIO	0	—
<b>PIO0</b>	C13	PIO	PIO	0	—
<b>PIO0</b>	C14	PIO	PIO	0	—
<b>PIO0</b>	C15	PIO	PIO	0	—
<b>PIO0</b>	C16	PIO	PIO	0	—
<b>PIO0</b>	C17	PIO	PIO	0	—
<b>PIO0</b>	C18	PIO	PIO	0	—
<b>PIO0</b>	C19	PIO	PIO	0	—
<b>PIO0</b>	E5	PIO	PIO	0	A1
<b>PIO0</b>	E6	PIO	PIO	0	A2
<b>PIO0</b>	E7	PIO	PIO	0	A3
<b>PIO0</b>	E8	PIO	PIO	0	A4
<b>PIO0</b>	E9	PIO	PIO	0	A5
<b>PIO0</b>	E14	PIO	PIO	0	A10

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04 iCE65L08	iCE65L04	iCE65L08		
<b>PIO0</b>	E15	PIO	PIO	0	A11
<b>PIO0</b>	E16	PIO	PIO	0	A12
<b>PIO0</b>	G8	PIO	PIO	0	C4
<b>PIO0</b>	G9	PIO	PIO	0	C5
<b>PIO0</b>	G10	PIO	PIO	0	C6
<b>PIO0</b>	G11	PIO	PIO	0	C7
<b>PIO0</b>	G12	PIO	PIO	0	C8
<b>PIO0</b>	G13	PIO	PIO	0	C9
<b>PIO0</b>	G14	PIO	PIO	0	C10
<b>PIO0</b>	G15	PIO	PIO	0	C11
<b>PIO0</b>	G16	PIO	PIO	0	C12
<b>PIO0</b>	H9	PIO	PIO	0	D5
<b>PIO0</b>	H10	PIO	PIO	0	D6
<b>PIO0</b>	H11	PIO	PIO	0	D7
<b>PIO0</b>	H12	PIO	PIO	0	D8
<b>PIO0</b>	H13	PIO	PIO	0	D9
<b>PIO0</b>	H14	PIO	PIO	0	D10
<b>PIO0</b>	H15	PIO	PIO	0	D11
<b>VCCIO_0</b>	A8	VCCIO	VCCIO	0	—
<b>VCCIO_0</b>	A21	VCCIO	VCCIO	0	—
<b>VCCIO_0</b>	E12	VCCIO	VCCIO	0	A8
<b>VCCIO_0</b>	K10	VCCIO	VCCIO	0	F6
<b>GBIN2/PIO1</b>	L18	GBIN	GBIN	1	G14
<b>GBIN3/PIO1</b>	K18	GBIN	GBIN	1	F14
<b>PIO1 (●)</b>	A22	N.C.	PIO	1	—
<b>PIO1 (●)</b>	AA22	N.C.	PIO	1	—
<b>PIO1 (●)</b>	B22	N.C.	PIO	1	—
<b>PIO1</b>	C20	PIO	PIO	1	—
<b>PIO1 (●)</b>	C22	N.C.	PIO	1	—
<b>PIO1</b>	D20	PIO	PIO	1	—
<b>PIO1 (●)</b>	D22	N.C.	PIO	1	—
<b>PIO1</b>	E20	PIO	PIO	1	—
<b>PIO1 (●)</b>	E22	N.C.	PIO	1	—
<b>PIO1</b>	F18	PIO	PIO	1	B14
<b>PIO1</b>	F20	PIO	PIO	1	—
<b>PIO1 (●)</b>	F22	N.C.	PIO	1	—
<b>PIO1</b>	G18	PIO	PIO	1	C14
<b>PIO1</b>	G20	PIO	PIO	1	—
<b>PIO1</b>	G22	PIO	PIO	1	—
<b>PIO1</b>	H16	PIO	PIO	1	D12
<b>PIO1</b>	H18	PIO	PIO	1	D14
<b>PIO1</b>	H20	PIO	PIO	1	—
<b>PIO1</b>	J15	PIO	PIO	1	E11
<b>PIO1</b>	J16	PIO	PIO	1	E12
<b>PIO1</b>	J18	PIO	PIO	1	E14
<b>PIO1 (●)</b>	J22	N.C.	PIO	1	—
<b>PIO1</b>	K15	PIO	PIO	1	F11
<b>PIO1</b>	K16	PIO	PIO	1	F12
<b>PIO1</b>	K20	PIO	PIO	1	—
<b>PIO1 (●)</b>	K22	N.C.	PIO	1	—

# iCE65 Ultra Low-Power mobileFPGA™ Family

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO1_24</b>	—	—	G11	F20	167	3,712.80	1,812.00
<b>PIO1_25</b>	—	—	F11	E20	168	3,610.80	1,847.00
<b>PIO1_26</b>	—	—	E10	D20	169	3,712.80	1,882.00
<b>PIO1_27</b>	—	—	E14	C20	170	3,610.80	1,917.00
<b>GND</b>	—	G8	G8	L12	171	3,712.80	1,952.00
<b>GND</b>	—	—	—	—	172	3,610.80	1,987.00
<b>PIO1_28</b>	—	—	F12	G22	173	3,712.80	2,022.00
<b>PIO1_29</b>	—	G12	D14	L16	174	3,610.80	2,057.00
<b>PIO1_30</b>	64	G11	E13	L15	175	3,712.80	2,092.00
<b>PIO1_31</b>	65	F12	C14	K16	176	3,610.80	2,127.00
<b>VCC</b>	—	—	K13	L20	177	3,712.80	2,162.00
<b>VCC</b>	—	—	—	—	178	3,610.80	2,197.00
<b>PIO1_32</b>	66	E14	E11	J18	179	3,712.80	2,232.00
<b>PIO1_33</b>	—	F11	C13	K15	180	3,610.80	2,267.00
<b>VCCIO_1</b>	67	F9	F9	K13	181	3,712.80	2,302.00
<b>VCCIO_1</b>	—	—	—	—	182	3,610.80	2,337.00
<b>PIO1_34</b>	68	E12	E12	J16	183	3,712.80	2,377.00
<b>PIO1_35</b>	69	D14	B14	H18	184	3,610.80	2,427.00
<b>GND</b>	70	G9	G9	L13	185	3,712.80	2,477.00
<b>PIO1_36</b>	71	E11	B13	J15	186	3,610.80	2,527.00
<b>PIO1_37</b>	72	D12	D12	H16	187	3,712.80	2,577.00
<b>PIO1_38</b>	73	C14	C12	G18	188	3,610.80	2,627.00
<b>PIO1_39</b>	74	B14	D11	F18	189	3,712.80	2,677.00
<b>VPP_2V5</b>	75	A14	A14	E18	190	3,610.80	2,739.68
<b>VPP_FAST</b>	76	A13	A13	E17	191	3,097.00	2,962.80
<b>VCC</b>	77	F8	F8	K12	192	2,997.00	2,860.80
<b>VCC</b>	77	F8	F8	K12	193	2,947.00	2,962.80
<b>PIO0_00</b>	78	A12	C11	E16	194	2,897.00	2,860.80
<b>PIO0_01</b>	—	C12	—	G16	195	2,847.00	2,962.80
<b>PIO0_02</b>	79	A11	A12	E15	196	2,797.00	2,860.80
<b>PIO0_03</b>	80	C11	B11	G15	197	2,747.00	2,962.80
<b>PIO0_04</b>	—	D11	—	H15	198	2,697.00	2,860.80
<b>PIO0_05</b>	81	A10	D10	E14	199	2,647.00	2,962.80
<b>PIO0_06</b>	82	C10	A11	G14	200	2,612.00	2,860.80
<b>PIO0_07</b>	83	D10	D9	H14	201	2,577.00	2,962.80
<b>GND</b>	84	A9	H6	E13	202	2,542.00	2,860.80
<b>GND</b>	—	—	—	—	203	2,507.00	2,962.80
<b>PIO0_08</b>	85	C9	C10	G13	204	2,472.00	2,860.80
<b>PIO0_09</b>	86	D9	A10	H13	205	2,437.00	2,962.80
<b>PIO0_10</b>	87	C8	B10	G12	206	2,402.00	2,860.80
<b>PIO0_11</b>	—	D8	E9	H12	207	2,367.00	2,962.80
<b>PIO0_12</b>	—	—	—	A18	208	2,332.00	2,860.80
<b>PIO0_13</b>	—	—	—	A17	209	2,297.00	2,962.80
<b>PIO0_14</b>	—	—	—	A16	210	2,262.00	2,860.80
<b>PIO0_15</b>	—	—	—	A15	211	2,227.00	2,962.80
<b>VCCIO_0</b>	88	A8	A8	E12	212	2,192.00	2,860.80
<b>VCCIO_0</b>	—	—	—	—	213	2,157.00	2,962.80

# iCE65 Ultra Low-Power mobileFPGA™ Family

iCE65L08 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (µm)	Y (µm)
<b>PIO3_44/DP22A</b>	M1	U3	86	231.735	777.67
<b>PIO3_45/DP22B</b>	M2	V3	87	129.735	732.67
<b>PIO3_46/DP23A</b>	N1	U5	88	231.735	687.67
<b>PIO3_47/DP23B</b>	N2	V5	89	129.735	642.67
<b>PIO3_48/DP24A</b>	—	W3	90	231.735	597.67
<b>PIO3_49/DP24B</b>	—	Y3	91	129.735	552.665
<b>PIO2_00</b>	P1	AB2	92	510.0	139.5
<b>PIO2_01</b>	M3	R8	93	560.0	37.5
<b>PIO2_02</b>	P2	Y4	94	610.0	139.5
<b>GND</b>	P6	AB5	95	660.0	37.5
<b>GND</b>	—	—	96	710.0	139.5
<b>PIO2_03</b>	M4	T7	97	760.0	37.5
<b>PIO2_04</b>	N3	AB3	98	810.0	139.5
<b>PIO2_05</b>	—	R9	99	859.3	37.5
<b>PIO2_06</b>	—	Y5	100	910.0	139.5
<b>PIO2_07</b>	L4	T8	101	960.0	37.5
<b>PIO2_08</b>	P3	V6	102	1,012.5	139.5
<b>VCCIO_2</b>	M5	T9	103	1,047.5	37.5
<b>VCCIO_2</b>	—	—	104	1,082.5	139.5
<b>PIO2_09</b>	P4	R10	105	1,117.5	37.5
<b>PIO2_10</b>	N4	AB4	106	1,152.5	139.5
<b>GND</b>	H8	V10	107	1,187.5	37.5
<b>GND</b>	—	—	108	1,222.5	139.5
<b>PIO2_11</b>	K5	V7	109	1,257.5	37.5
<b>PIO2_12</b>	P5	Y7	110	1,292.5	139.5
<b>PIO2_13</b>	—	V9	111	1,327.5	37.5
<b>PIO2_14</b>	—	Y6	112	1,362.5	139.5
<b>PIO2_15</b>	—	AB7	113	1,397.5	37.5
<b>PIO2_16</b>	—	AB6	114	1,432.5	139.5
<b>PIO2_17</b>	L5	Y9	115	1,467.5	37.5
<b>PIO2_18</b>	N5	V8	116	1,502.3	139.5
<b>GND</b>	P6	N12	117	1,537.3	37.5
<b>GND</b>	—	—	118	1,572.5	139.5
<b>PIO2_19</b>	N6	AB8	119	1,607.5	37.5
<b>PIO2_20</b>	K6	AB9	120	1,642.5	139.5
<b>VCC</b>	J7	Y8	121	1,677.5	37.5
<b>VCC</b>	—	—	122	1,712.5	139.5
<b>PIO2_21</b>	L6	T10	123	1,747.5	37.5
<b>PIO2_22</b>	M6	AB10	124	1,782.5	139.5
<b>PIO2_23</b>	—	AB11	125	1,817.5	37.5
<b>PIO2_24</b>	—	AB12	126	1,852.5	139.5
<b>PIO2_25</b>	L7	Y10	127	1,887.5	37.5
<b>PIO2_26</b>	P7	AB13	128	1,922.5	139.5
<b>PIO2_27</b>	K7	AB14	129	1,957.5	37.5
<b>VCCIO_2</b>	N10	Y11	130	1,992.5	139.5
<b>VCCIO_2</b>	—	—	131	2,027.5	37.5

# iCE65 Ultra Low-Power mobileFPGA™ Family


iCE65L08 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (µm)	Y (µm)
<b>GND</b>	F7	E13	270	3,216.98	4,054.5
<b>GND</b>	—	—	271	3,166.98	4,156.5
<b>PIO0_08</b>	D9	E15	272	3,116.98	4,054.5
<b>PIO0_09</b>	C10	G14	273	3,064.48	4,156.5
<b>PIO0_10</b>	A10	A20	274	3,029.48	4,054.5
<b>PIO0_11</b>	B10	H13	275	2,994.48	4,156.5
<b>PIO0_12</b>	—	A19	276	2,959.48	4,054.5
<b>PIO0_13</b>	E9	G13	277	2,924.48	4,156.5
<b>PIO0_14</b>	—	C16	278	2,889.48	4,054.5
<b>PIO0_15</b>	—	E14	279	2,854.48	4,156.5
<b>VCCIO_0</b>	F6	E12	280	2,819.48	4,054.5
<b>VCCIO_0</b>	—	—	281	2,784.48	4,156.5
<b>PIO0_16</b>	—	A18	282	2,749.48	4,054.5
<b>PIO0_17</b>	—	A17	283	2,714.48	4,156.5
<b>PIO0_18</b>	C9	C15	284	2,679.48	4,054.5
<b>PIO0_19</b>	—	A16	285	2,644.48	4,156.5
<b>PIO0_20</b>	B9	C14	286	2,609.48	4,054.5
<b>PIO0_21</b>	—	H12	287	2,574.48	4,156.5
<b>PIO0_22</b>	D8	A15	288	2,539.48	4,054.5
<b>PIO0_23</b>	C8	H11	289	2,504.48	4,156.5
<b>PIO0_24</b>	E8	C13	290	2,469.48	4,054.5
<b>PIO0_25</b>	—	A14	291	2,434.48	4,156.5
<b>GND</b>	B12	C12	292	2,399.48	4,054.5
<b>GND</b>	—	—	293	2,364.48	4,156.5
<b>PIO0_26</b>	B8	A13	294	2,329.48	4,054.5
<b>PIO0_27</b>	D7	A12	295	2,294.48	4,156.5
<b>PIO0_28</b>	—	C11	296	2,259.48	4,054.5
<b>GBIN1/PIO0_29</b>	E7	E11	297	2,224.48	4,156.5
<b>GBINO/PIO0_30</b>	A7	E10	298	2,189.48	4,054.5
<b>PIO0_31</b>	—	G12	299	2,154.48	4,156.5
<b>VCCIO_0</b>	A8	A8	300	2,119.48	4,054.5
<b>VCCIO_0</b>	—	—	301	2,084.48	4,156.5
<b>PIO0_32</b>	C7	A11	302	2,049.48	4,054.5
<b>PIO0_33</b>	—	G11	303	2,014.48	4,156.5
<b>PIO0_34</b>	E6	A10	304	1,979.48	4,054.5
<b>PIO0_35</b>	—	C10	305	1,944.48	4,156.5
<b>VCC</b>	B7	C8	306	1,909.48	4,054.5
<b>VCC</b>	—	—	307	1,874.48	4,156.5
<b>PIO0_36</b>	—	A9	308	1,839.48	4,054.5
<b>PIO0_37</b>	A6	A7	309	1,804.48	4,156.5
<b>PIO0_38</b>	B6	C9	310	1,769.48	4,054.5
<b>PIO0_39</b>	A5	A6	311	1,734.48	4,156.5
<b>GND</b>	G7	K11	312	1,699.48	4,054.5
<b>GND</b>	—	—	313	1,664.48	4,156.5
<b>PIO0_40</b>	D6	E9	314	1,629.48	4,054.5
<b>PIO0_41</b>	C6	G10	315	1,594.48	4,156.5

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO0_42</b>	C5	A5	316	1,559.48	4,054.5
<b>PIO0_43</b>	B5	G9	317	1,524.48	4,156.5
<b>PIO0_44</b>	A4	A3	318	1,489.48	4,054.5
<b>PIO0_45</b>	—	A4	319	1,454.48	4,156.5
<b>PIO0_46</b>	—	A2	320	1,419.48	4,054.5
<b>PIO0_47</b>	—	C7	321	1,384.48	4,156.5
<b>PIO0_48</b>	—	C6	322	1,331.98	4,054.5
<b>VCCIO_0</b>	A8	K10	323	1,281.98	4,156.5
<b>VCCIO_0</b>	—	—	324	1,231.98	4,054.5
<b>PIO0_49</b>	—	E8	325	1,181.98	4,156.5
<b>PIO0_50</b>	B4	A1	326	1,131.98	4,054.5
<b>PIO0_51</b>	C4	E7	327	1,081.98	4,156.5
<b>PIO0_52</b>	A3	C5	328	1,031.98	4,054.5
<b>PIO0_53</b>	B3	E6	329	981.98	4,156.5
<b>PIO0_54</b>	D5	C3	330	931.98	4,054.5
<b>GND</b>	A9	L11	331	881.98	4,156.5
<b>GND</b>	—	—	332	831.98	4,054.5
<b>PIO0_55</b>	B2	G8	333	781.98	4,156.5
<b>PIO0_56</b>	A2	C4	334	731.98	4,054.5
<b>PIO0_57</b>	A1	H10	335	681.98	4,156.5
<b>PIO0_58</b>	—	E5	336	631.98	4,054.5
<b>PIO0_59</b>	—	H9	337	581.98	4,156.5

## RAM4K Block

Table 56 provides timing information for the logic in a RAM4K block, which includes the paths shown in Figure 59.

**Figure 59: RAM4K Timing Circuit**



**Table 56: Typical RAM4K Block Timing**

Symbol	From	To	Device: iCE65					Units	
			Power-Speed Grade		L01	L04, L08			
			Nominal VCC	1.2 V	Typ.	Typ.	Typ.		
<b>Write Setup/Hold Time</b>									
$t_{SUWD}$	PIO input	GBIN input	Minimum write data setup time on PIO inputs before active clock edge on GBIN input, include interconnect delay.	0.6	3.1	1.7	0.8	ns	
$t_{HDWD}$	GBIN input	PIO input	Minimum write data hold time on PIO inputs after active clock edge on GBIN input, including interconnect delay.	0	0	0	0	ns	
<b>Read Clock-Output-Time</b>									
$t_{CKORD}$	RCLK clock input	PIO output	Clock-to-output delay from RCLK input pin, through RAM4K RDATA output flip-flop to PIO output pad, including interconnect delay.	5.6	17.1	9.1	7.3	ns	
$t_{GBCKRM}$	GBIN input	RCLK clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to the RCLK clock input.	2.1	7.3	3.8	2.6	ns	
<b>Write and Read Clock Characteristics</b>									
$t_{RMWCKH}$	WCLK RCLK	WCLK RCLK	Write clock High time	0.54	1.14	0.54	0.54	ns	
$t_{RMWCKL}$			Write clock Low time	0.63	1.32	0.63	0.63	ns	
$t_{RMWCYC}$			Write clock cycle time	1.27	2.64	1.27	1.27	ns	
$F_{WMAX}$			Sustained write clock frequency	256	256	256	256	MHz	

# iCE65 Ultra Low-Power mobileFPGA™ Family

Table 60 provides various timing specifications for the SPI peripheral mode interface.

**Table 60: SPI Peripheral Mode Timing**

Symbol	From	To	Description	All Grades		Units
				Min.	Max.	
$t_{CR\_SCK}$	CRESET_B	SPI_SCK	Minimum time from a rising edge on CRESET_B until the first SPI write operation, first SPI_SCK. During this time, the iCE65 FPGA is clearing its internal configuration memory	iC65L01	800	μs
				iC65L04	800	
				iC65L08	1200	
$t_{SUSPISI}$	SPI_SI	SPI_SCK	Setup time on SPI_SI before the rising SPI_SCK clock edge	12	—	ns
$t_{HDSPISI}$	SPI_SCK	SPI_SI	Hold time on SPI_SI after the rising SPI_SCK clock edge	12	—	ns
$t_{SPISCKH}$	SPI_SCK	SPI_SCK	SPI_SCK clock High time	20	—	ns
$t_{SPISCKL}$	SPI_SCK	SPI_SCK	SPI_SCK clock Low time	20	—	ns
$t_{SPISCKCYC}$	SPI_SCK	SPI_SCK	SPI_SCK clock period*	40	1,000	ns
$F_{SPI\_SCK}$	SPI_SCK	SPI_SCK	Sustained SPI_SCK clock frequency*	1	25	MHz

\* = Applies after sending the synchronization pattern.

## Power Consumption Characteristics

### Core Power

Table 61 shows the power consumed on the internal VCC supply rail when the device is filled with 16-bit binary counters, measured with a 32.768 kHz and at 32.0 MHz. Low power (-L) at 1.0 V operation and high-performance (-T) version at 1.2V operation is provided.

**Table 61: VCC Power Consumption for Device Filled with 16-Bit Binary Counters**

Symbol	Description	Grade	VCC	iCE65L01		iCE65L04		iCE65L08		Units
				Typical	Max.	Typical	Max.	Typical	Max.	
$I_{CC0K}$	$f = 0,$	-L	1.0V	12		26		54		μA
		-T	1.2V	19		43		90		
$I_{CC32K}$	$f \leq 32.768$ kHz	-L	1.0V	15		31		62		μA
		-T	1.2V	23		50		100		
$I_{CC32M}$	$f = 32.0$ MHz	-L	1.0V	3		7		14		mA
		-T	1.2V	4		8		17		

### I/O Power

Table 62 provides the static current by I/O bank. The typical current for I/O Banks 0, 1, 2 and the SPI bank is not measurable within the accuracy of the test environment. The PIOs in I/O Bank 3 use different circuitry and dissipate a small amount of static current.

**Table 62: I/O Bank Static Current ( $f = 0$  MHz)**

Symbol	Description			Typical	Max	Units
$I_{CC0\_0}$	I/O Bank 0	Static current consumption per I/O bank. $f = 0$ MHz. No PIO pull-up resistors enabled. All inputs grounded. All outputs driving Low.				μA
$I_{CC0\_1}$	I/O Bank 1					μA
$I_{CC0\_2}$	I/O Bank 2					μA
$I_{CC0\_3}$	I/O Bank 3					μA
$I_{CC0\_SPI}$	SPI Bank					μA

NOTE: The typical static current for I/O Banks 0, 1, 2, and the SPI bank is less than the accuracy of the device tester.

### Power Estimator

To estimate the power consumption for a specific application, please download and use the iCE65 Power Estimator Spreadsheet or use the power estimator built into the iCEcube software.

## ■ iCE65 Power Estimator Spreadsheet