Welcome to [E-XFL.COM](#)**Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

**Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

**Details**

Product Status	Obsolete
Number of LABs/CLBs	960
Number of Logic Elements/Cells	7680
Total RAM Bits	131072
Number of I/O	92
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	-
Supplier Device Package	110-WLCSP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l08f-tcs110i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65l08f-tcs110i</a>

## Programmable Logic Block (PLB)

Generally, a logic design for an iCE65 component is created using a high-level hardware description language such as Verilog or VHDL. The Lattice Semiconductor development software then synthesizes the high-level description into equivalent functions built using the programmable logic resources within each iCE65 device. Both sequential and combinational functions are constructed from an array of Programmable Logic Blocks (PLBs). Each PLB contains eight Logic Cells (LCs), as pictured in [Figure 4](#), and share common control inputs, such as clocks, reset, and enable controls.

PLBs are connected to one another and other logic functions using the rich Programmable Interconnect resources.

### Logic Cell (LC)


Each iCE65 device contains thousands of Logic Cells (LCs), as listed in [Table 1](#). Each Logic Cell includes three primary logic elements, shown in [Figure 4](#).

- A four-input [Look-Up Table \(LUT4\)](#) builds any combinational logic function, of any complexity, of up to four inputs. Similarly, the LUT4 element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUT4s to create wider logic functions.

**Figure 4: Programmable Logic Block and Logic Cell**

- A [‘D’-style Flip-Flop \(DFF\)](#), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- [Carry Logic](#) boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

The output from a Logic Cell is available to all inputs to all eight Logic Cells within the Programmable Logic Block. Similarly, the Logic Cell output feeds into fabric to connect to other features on the iCE65 device.



Each flip-flop has an additional control that defines its set or reset behavior. As defined in the configuration image, the control defines whether the set or reset operation is synchronized to the active CLK clock edge or whether it is completely asynchronous.

- The SB\_DFFR and SB\_DFFS primitives are asynchronously controlled, solely by the SR input. If the SR input is High, then an SB\_DFFR primitive is asynchronously reset and an SB\_DFFS primitive is asynchronously set.
- The SB\_DFFSR and SB\_DFFRSS primitives are synchronously controlled by both the SR input and the clock input. If the SR input is High at a rising edge of the clock input, then an SB\_DFFSR primitive is synchronously reset and an SB\_DFFSS primitive is synchronously set.

The LUT4 output or the flip-flop output then connects to the programmable interconnect.

Because of the shared control signals, the design software can pack flip-flops with common control inputs into a single PLB block, as described by [Table 4](#). There are eight total packing options.

**Table 4: Flip-flop Packing/Sharing within a PLB**

Group	Active Clock Edge	Clock Enable	Set or Reset Control (Sync. or Async)
1	↑	None (always enabled)	None
2	↓		PLB set/reset control
3	↑	Selective (controlled by PLB clock enable)	None
4	↓		PLB set/reset control
5	↑	Selective (controlled by PLB clock enable)	None
6	↓		PLB set/reset control
7	↑	Selective (controlled by PLB clock enable)	None
8	↓		PLB set/reset control

For detailed flip-flop internal timing, see [Table 54](#).

### Carry Logic

The dedicated Carry Logic within each Logic Cell primarily accelerates and improves the efficiency of arithmetic logic such as adders, accumulators, subtracters, incrementers, decrementers, counters, ALUs, and comparators. The Carry Logic also supports wide combinational logic functions.

$$\text{COUT} = \text{I1} \bullet \text{I2} + \text{CIN} \bullet \text{I1} + \text{CIN} \bullet \text{I2} \quad [\text{Equation 1}]$$

Equation 1 and [Figure 5](#) describe the Carry Logic structure within a Logic Cell. The Carry Logic shares inputs with the associated Look-Up Table (LUT4). The LUT4's I1 and I2 inputs directly feed the Carry Logic; inputs I0 and I3 do not. A signal cascades between Logic Cells within the Programmable Logic Block. The carry input from the previous adjacent Logic Cell optionally provides an alternate input to the LUT4 function, supplanting the I3 input.

### Low-Power Disable

To save power and prevent unnecessary signal switching, the Carry Logic function within a Logic Cell is disabled if not used. The output of a Logic Cell's Carry Logic is forced High.

### PLB Carry Input and Carry Output Connections

As shown in [Figure 5](#), each Programmable Logic Block has a carry input signal that can be initialized High, Low, or come from the carry output signal from PLB immediately below.

Similarly, the Carry Logic output from the Programmable Logic Block connects to the PLB immediately above, which allows the Carry Logic to span across multiple PLBs in a column. As shown in [Figure 6](#), the Carry Logic chain can be tapped mid-way through a chain or a PLB by feeding the value through a LUT4 function.

### Adder Example


[Figure 6](#) shows an example design that uses the Carry Logic. The example is a 2-bit adder, which can be expanded into an adder of arbitrary size. The LUT4 function within a Logic Cell is programmed to calculate the sum of the two input values and the carry input,  $A[i] + B[i] + \text{CARRY\_IN}[i-1] = \text{SUM}[i]$ .

## Programmable Input/Output Block (PIO)

Programmable Input/Output (PIO) blocks surround the periphery of the device and connect external components to the Programmable Logic Blocks (PLBs) and RAM4K blocks via programmable interconnect. Individual PIO pins are grouped into one of four I/O banks, as shown in [Figure 7](#). I/O Bank 3 has additional capabilities, including LVDS differential I/O and the ability to interface to Mobile DDR memories.

[Figure 7](#) also shows the logic within a PIO pin. When used in an application, a PIO pin becomes a signal input, an output, or a bidirectional I/O pin with a separate direction control input.

**Figure 7: Programmable Input/Output (PIO) Pin**



## I/O Banks

PIO blocks are organized into four separate I/O banks, each with its own voltage supply input, as shown in [Table 5](#). The voltage applied to the VCCIO pin on a bank defines the I/O standard used within the bank. [Table 50](#) and [Table 51](#) describe the I/O drive capabilities and switching thresholds by I/O standard. On iCE65L04 and iCE65L08 devices, I/O Bank 3, along the left edge of the die, is different than the others and supports specialized I/O standards.

### I/O Bank Voltage Supply Inputs Support Different I/O Standards

Because each I/O bank has its own voltage supply, iCE65 components become the ideal bridging device between different interface standards. For example, the iCE65 device allows a 1.8V-only processor to interface cleanly with a 3.3V bus interface. The iCE65 device replaces external voltage translators.

**Table 5: Supported Voltages by I/O Bank**

Bank	Device Edge	Supply Input	3.3V	2.5V	1.8V	1.5V
<b>0</b>	Top	VCCIO_0	Yes	Yes	Yes	Outputs only
<b>1</b>	Right	VCCIO_1	Yes	Yes	Yes	Outputs only
<b>2</b>	Bottom	VCCIO_2	Yes	Yes	Yes	Outputs only
<b>3</b>	Left	VCCIO_3	Yes	Yes	Yes	iCE65L01: Outputs only iCE65L04/08: Yes
<b>SPI</b>	Bottom Right	SPI_VCC	Yes	Yes	Yes	No

## Global Routing Resources

### Global Buffers

Each iCE65 component has eight global buffer routing connections, illustrated in Figure 14. There are eight high-drive buffers, connected to the eight low-skew, global lines. These lines are designed primarily for clock distribution but are also useful for other high-fanout signals such as set/reset and enable signals. The global buffers originate either from the Global Buffer Inputs (GBINx) or from programmable interconnect. The associated GBINx pin represents the best pin to drive a global buffer from an external source. However, the application with an iCE65 FPGA can also drive a global buffer via any other PIO pin or from internal logic using the programmable interconnect.

If not used in an application, individual global buffers are turned off to save power.

**Figure 14: High-drive, Low-skew, High-fanout Global Buffer Routing Resources**




Table 11 lists the connections between a specific global buffer and the inputs on a Programmable Logic Block (PLB). All global buffers optionally connect to all clock inputs. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input.

**Table 11: Global Buffer (GBUF) Connections to Programmable Logic Block (PLB)**

Global Buffer	LUT Inputs	Clock	Clock Enable	Reset
<b>GBUF0</b>	Yes, any 4 of 8 GBUF buffers	Yes	Yes	No
<b>GBUF1</b>		Yes	No	Yes
<b>GBUF2</b>		Yes	Yes	No
<b>GBUF3</b>		Yes	No	Yes
<b>GBUF4</b>		Yes	Yes	No
<b>GBUF5</b>		Yes	No	Yes
<b>GBUF6</b>		Yes	Yes	No
<b>GBUF7</b>		Yes	No	Yes

**Table 12** and **Table 13** list the connections between a specific global buffer and the inputs on a Programmable I/O (PIO) pair. Although there is no direct connection between a global buffer and a PIO output, such a connection is possible by first connecting through a PLB LUT4 function. Again, all global buffers optionally drive all clock inputs. However, even-numbered global buffers optionally drive the clock-enable input on a PIO pair.



The PIO clock enable connect is different between the iCE65L01/iCE65L04 and iCE65L08.

**Table 12: iCE65L01 & iCE65L04: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

Global Buffer	Output Connections	Input Clock	Output Clock	Clock Enable
<b>GBUF0</b>	No (connect through PLB LUT)	Yes	Yes	No
<b>GBUF1</b>		Yes	Yes	Yes
<b>GBUF2</b>		Yes	Yes	No
<b>GBUF3</b>		Yes	Yes	Yes
<b>GBUF4</b>		Yes	Yes	No
<b>GBUF5</b>		Yes	Yes	Yes
<b>GBUF6</b>		Yes	Yes	No
<b>GBUF7</b>		Yes	Yes	Yes

**Table 13: iCE64L08: Global Buffer (GBUF) Connections to Programmable I/O (PIO) Pair**

Global Buffer	Output Connections	Input Clock	Output Clock	Clock Enable
<b>GBUF0</b>	No (connect through PLB LUT)	Yes	Yes	Yes
<b>GBUF1</b>		Yes	Yes	No
<b>GBUF2</b>		Yes	Yes	Yes
<b>GBUF3</b>		Yes	Yes	No
<b>GBUF4</b>		Yes	Yes	Yes
<b>GBUF5</b>		Yes	Yes	No
<b>GBUF6</b>		Yes	Yes	Yes
<b>GBUF7</b>		Yes	Yes	No

### Global Buffer Inputs

The iCE65 component has eight specialized GBIN/PIO pins that are optionally direct inputs to the global buffers, offering the best overall clock characteristics. As shown in [Figure 15](#), each GBIN/PIO pin is a full-featured I/O pin but also provides a direct connection to its associated global buffer. The direct connection to the global buffer bypasses the iCEgate input-blocking latch and other PIO input logic. These special PIO pins are allocated two to an I/O Bank, a total of eight. These pins are labeled GBIN0 through GBIN7, as shown in [Figure 14](#) and the pin locations for each GBIN input appear in [Table 14](#).


**Table 14: Global Buffer Input Ball/Pin Number by Package**

Global Buffer Input (GBIN)	I/O Bank	VQ100	CB132	'L04 CB196	'L08 CB196	CB284
<b>GBIN0</b>	0	90	A6	A7	A7	E10
<b>GBIN1</b>		89	A7	E7	E7	E11
<b>GBIN2</b>	1	63	G14	F10	F10	L18
<b>GBIN3</b>		62	F14	G12	G12	K18
<b>GBIN4</b>	2	34	P8	L7	N8	V12
<b>GBIN5</b>		33	P7	P5	M7	V11
<b>GBIN6</b>	3	15	H1	H1	H1	M5
<b>GBIN7</b>		13	G1	G1	H3	L5



Note the clock differences between the iCE65L04 and iCE65L08 in the CB196 package.


**Figure 15: GBIN/PIO Pin**



### Differential Global Buffer Input

All eight global buffer inputs support single-ended I/O standards such as LVCMOS. Global buffer GBUF7 in I/O Bank 3 also provides an optional direct SubLVDS, LVDS, or LVPECL differential clock input, as shown in [Figure 16](#). The GBIN7 and its associated differential I/O pad accept a differential clock signal. A 100 Ω termination resistor is required across the two pads. Optionally, swap the outputs from the LVDS or LVPECL clock driver to invert the clock as it enters the iCE65 device.

**Figure 16: LVDS or LVPECL Clock Input**



[Table 15](#) lists the pin or ball numbers for the differential global buffer input by package style. Although this differential input is the only one that connects directly to a global buffer, other differential inputs can connect to a global buffer using general-purpose interconnect, with slightly more signal delay.

**Table 15: Differential Global Buffer Input Ball/Pin Number by Package**


Differential Global Buffer Input (GBIN)	I/O Bank	VQ100	CB132	'L04 CB196	'L08 CB196	CB284
<b>GBIN7/DPxxB</b>	3	13	N/A	G1	H3	L5
<b>DPxxA</b>		12	N/A	G2	H4	L3



The differential global buffer input is not available for iCE65 devices in the CB132 package. This restriction is an artifact of the pin compatibility between the CB132 and CB284 package.

Note the clock differences between the iCE65L04 and iCE65L08 in the CB196 package.

**Figure 22: iCE65 Internal Reset Circuitry**



### **Power-On Reset (POR)**

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI\_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. [Table 24](#) shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCM) requires that the VPP\_2V5 supply be connected, even if the application does not use the NVCM.

**Table 24: Power-on Reset (POR) Voltage Resources**

Supply Rail	iCE65 Production Devices
<b>VCC</b>	Yes
<b>SPI_VCC</b>	Yes
<b>VCCIO_1</b>	No
<b>VCCIO_2</b>	Yes
<b>VPP_2V5</b>	Yes

### **CRESET\_B Pin**

The **CRESET\_B** pin resets the iCE65 internal logic when Low.


### **JTAG Interface**

Specific command sequences also reset the iCE65 internal logic.

### **SPI Master Configuration Interface**

All iCE65 devices, including those with NVCM, can be configured from an external, commodity SPI serial Flash PROM, as shown in [Figure 23](#). The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC\_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.

**Figure 28: iCE65 SPI Peripheral Configuration Interface**



The SPI control signals are defined in [Table 25](#).

**Table 29: SPI Peripheral Configuration Interface Pins (SPI\_SS\_B Low when CRESET\_B Released)**

Signal Name	Direction	iCE65 I/O Supply	Description
CDONE	AP $\leftarrow$ iCE65	VCCIO_2	Configuration Done output from iCE65. Connect to a 10kΩ pull-up resistor to the application processor I/O voltage, AP_VCC.
CRESET_B	AP $\rightarrow$ iCE65		Configuration Reset input on iCE65. Typically driven by AP using an open-drain driver, which also requires a 10kΩ pull-up resistor to VCCIO_2.
SPI_VCC	Supply	SPI_VCC	SPI Flash PROM voltage supply input.
SPI_SI	AP $\rightarrow$ iCE65		SPI Serial Input to the iCE65 FPGA, driven by the application processor.
SPI_SO	AP $\leftarrow$ iCE65		SPI Serial Output from CE65 device to the application processor. Not actually used during SPI peripheral mode configuration but required if the SPI interface is also used to program the NVCM.
SPI_SS_B	AP $\rightarrow$ iCE65		SPI Slave Select output from the application processor. Active Low. Optionally hold Low prior to configuration using a 10kΩ pull-down resistor to ground.
SPI_SCK	AP $\rightarrow$ iCE65		SPI Slave Clock output from the application processor.

After configuration, the SPI port pins are available to the user-application as additional PIO pins, supplied by the SPI\_VCC input voltage, essentially providing a fifth “mini” I/O bank.

#### **Enabling SPI Configuration Interface**

The optional 10 kΩ pull-down resistor on the SPI\_SS\_B signal ensures that the iCE65 FPGA powers up in the SPI peripheral mode. Optionally, the application processor drives the SPI\_SS\_B pin Low when CRESET\_B is released, forcing the iCE65 FPGA into SPI peripheral mode.

#### **SPI Peripheral Configuration Process**

[Figure 29](#) illustrates the interface timing for the SPI peripheral mode and [Figure 30](#) outlines the resulting configuration process. The actual timing specifications appear in [Table 60](#). The application processor (AP) begins by driving the iCE65 CRESET\_B pin Low, resetting the iCE65 FPGA. Similarly, the AP holds the iCE65's SPI\_SS\_B pin Low. The AP must hold the CRESET\_B pin Low for at least 200 ns. Ultimately, the AP either releases the CRESET\_B pin and allows it to float High via the 10 kΩ pull-up resistor to VCCIO\_2 or drives CRESET\_B High. The iCE65 FPGA enters SPI peripheral mode when the CRESET\_B pin returns High while the SPI\_SS\_B pin is Low.

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO2</b>	B14	PIO	2
<b>PIO2/CBSEL0</b>	B15	PIO	2
<b>PIO2/CBSEL1</b>	A20	PIO	2
<b>VCCIO_2</b>	A17	PIO	2
<b>GBIN6/PIO3</b>	A9	GBIN	3
<b>GBIN7/PIO3</b>	A8	GBIN	3
<b>PIO3</b>	A1	PIO	3
<b>PIO3</b>	A2	PIO	3
<b>PIO3</b>	A3	PIO	3
<b>PIO3</b>	A4	PIO	3
<b>PIO3</b>	A5	PIO	3
<b>PIO3</b>	A10	PIO	3
<b>PIO3</b>	A11	PIO	3
<b>PIO3</b>	A12	PIO	3
<b>PIO3</b>	B1	PIO	3
<b>PIO3</b>	B2	PIO	3
<b>PIO3</b>	B3	PIO	3
<b>PIO3</b>	B4	PIO	3
<b>PIO3</b>	B5	PIO	3
<b>PIO3</b>	B7	PIO	3
<b>PIO3</b>	B8	PIO	3
<b>PIO3</b>	B9	PIO	3
<b>VCCIO_3</b>	B6	VCCIO	3
<b>PIOS/SPI_SO</b>	B17	SPI	SPI
<b>PIOS/SPI_SI</b>	A22	SPI	SPI
<b>PIOS/SPI_SCK</b>	A23	SPI	SPI
<b>PIOS/SPI_SS_B</b>	B18	SPI	SPI
<b>SPI_VCC</b>	A24	SPI	SPI
<b>GND</b>	A6	GND	GND
<b>GND</b>	A18	GND	GND
<b>GND</b>	A30	GND	GND
<b>GND</b>	B33	GND	GND
<b>VCC</b>	A7	VCC	VCC
<b>VCC</b>	A15	VCC	VCC
<b>VCC</b>	A28	VCC	VCC
<b>VCC</b>	B28	VCC	VCC
<b>VPP_2V5</b>	A36	VPP	VPP
<b>VPP_FAST</b>	A37	VPP	VPP

## CB121 Chip-Scale Ball-Grid Array

The CB121 package is a chip-scale, fully-populated, ball-grid array with 0.5 mm ball pitch.


### Footprint Diagram

Figure 39 shows the iCE65L01 chip-scale BGA footprint for the 6 x 6 mm CB121 package.

Also see Table 40 for a complete, detailed pinout for the 121-ball chip-scale BGA packages.

The signal pins are also grouped into the four I/O Banks and the SPI interface.

**Figure 39: iCE65L01 CB121 Chip-Scale BGA Footprint (Top View)**




### Pinout Table

Table 40 provides a detailed pinout table for the iCE65L01 in the CB121 chip-scale BGA package. Pins are generally arranged by I/O bank, then by ball function.

**Table 40: iCE65L01 CB121 Chip-scale BGA Pinout Table**

Ball Function	Ball Number	Pin Type	Bank
GBIN0/PIO0	D6	GBIN	0
GBIN1/PIO0	C6	GBIN	0
PIO0	A2	PIO	0
PIO0	A3	PIO	0
PIO0	A4	PIO	0

Figure 43: iCE65L08 CB132 Chip-Scale BGA Footprint (Top View)



### Pinout Table

Table 41 provides a detailed pinout table for the CB132 package. Pins are generally arranged by I/O bank, then by ball function. The table also highlights the differential I/O pairs in I/O Bank 3.

**Table 41: iCE65 CB132 Chip-scale BGA Pinout Table**

Ball Function	Ball Number	Pin Type	Bank
<b>GBIN0/PIO0</b>	iCE65L01: A7 iCE65L04/L08: A6	GBIN	0
<b>GBIN1/PIO0</b>	iCE65L01: A6 iCE65L04/08: A7	GBIN	0
<b>PIO0</b>	A1	PIO	0
<b>PIO0</b>	A2	PIO	0
<b>iCE65L01: (NC)</b> <b>iCE65L04/L08: PIO0</b>	A3	iCE65L01: (NC) iCE65L04: PIO0	0
<b>PIO0</b>	A4	PIO	0
<b>PIO0</b>	A5	PIO	0
<b>PIO0</b>	A10	PIO	0
<b>iCE65L01: (NC)</b> <b>iCE65L04/L08: PIO0</b>	A11	iCE65L01: (NC) iCE65L04: PIO0	0
<b>PIO0</b>	A12	PIO	0
<b>PIO0</b>	C10	PIO	0
<b>PIO0</b>	C11	PIO	0
<b>PIO0</b>	C12	PIO	0
<b>PIO0</b>	C4	PIO	0
<b>PIO0</b>	C5	PIO	0
<b>PIO0</b>	C6	PIO	0
<b>PIO0</b>	C7	PIO	0
<b>PIO0</b>	C8	PIO	0
<b>PIO0</b>	C9	PIO	0
<b>PIO0</b>	D5	PIO	0
<b>PIO0</b>	D6	PIO	0
<b>PIO0</b>	D7	PIO	0
<b>PIO0</b>	D8	PIO	0
<b>PIO0</b>	D9	PIO	0
<b>PIO0</b>	D10	PIO	0
<b>PIO0</b>	D11	PIO	0
<b>VCCIO_0</b>	A8	VCCIO	0
<b>VCCIO_0</b>	F6	VCCIO	0
<b>GBIN2/PIO1</b>	G14	GBIN	1
<b>GBIN3/PIO1</b>	F14	GBIN	1
<b>PIO1</b>	B14	PIO	1
<b>PIO1</b>	C14	PIO	1
<b>PIO1</b>	D12	PIO	1
<b>PIO1</b>	D14	PIO	1
<b>PIO1</b>	E11	PIO	1
<b>PIO1</b>	E12	PIO	1
<b>PIO1</b>	E14	PIO	1
<b>PIO1</b>	F11	PIO	1
<b>PIO1</b>	F12	PIO	1
<b>PIO1</b>	G11	PIO	1
<b>PIO1</b>	G12	PIO	1
<b>PIO1</b>	H11	PIO	1

Ball Function	Ball Number	Pin Type	Bank
<b>PIO2 (◆)</b>	<i>iCE65L04:</i> N8 <i>iCE65L08:</i> L7	PIO	2
<b>PIO2</b>	N9	PIO	2
<b>PIO2</b>	N11	PIO	2
<b>PIO2</b>	N12	PIO	2
<b>PIO2</b>	N13	PIO	2
<b>PIO2</b>	P1	PIO	2
<b>PIO2</b>	P2	PIO	2
<b>PIO2</b>	P3	PIO	2
<b>PIO2</b>	P4	PIO	2
<b>PIO2</b>	P7	PIO	2
<b>PIO2</b>	P8	PIO	2
<b>PIO2</b>	P9	PIO	2
<b>PIO2/CBSEL0</b>	L9	PIO	2
<b>PIO2/CBSEL1</b>	P10	PIO	2
<b>VCCIO_2</b>	J9	VCCIO	2
<b>VCCIO_2</b>	M5	VCCIO	2
<b>VCCIO_2</b>	N10	VCCIO	2
<b>PIO3/DP00A</b>	C1	DPIO	3
<b>PIO3/DP00B</b>	B1	DPIO	3
<b>PIO3/DP01A</b>	D3	DPIO	3
<b>PIO3/DP01B</b>	C3	DPIO	3
<b>PIO3/DP02A</b>	D1	DPIO	3
<b>PIO3/DP02B</b>	D2	DPIO	3
<b>PIO3/DP03A (◆)</b>	<i>iCE65L04:</i> E1 <i>iCE65L08:</i> E2	DPIO	3
<b>PIO3/DP03B (◆)</b>	<i>iCE65L04:</i> E2 <i>iCE65L04:</i> E1	DPIO	3
<b>PIO3/DP04A</b>	D4	DPIO	3
<b>PIO3/DP04B</b>	E4	DPIO	3
<b>PIO3/DP05A (◆)</b>	<i>iCE65L04:</i> F3 <i>iCE65L08:</i> F4	DPIO	3
<b>PIO3/DP05B (◆)</b>	<i>iCE65L04:</i> F4 <i>iCE65L08:</i> F3	DPIO	3
<b>PIO3/DP06A</b>	F5	DPIO	3
<b>PIO3/DP06B</b>	E5	DPIO	3
<b>PIO3/DP07A (◆)</b>	<i>iCE65L04:</i> G2 <i>iCE65L08:</i> H4	DPIO	3
<b>GBIN7/PIO3/DP07B (◆)</b>	<i>iCE65L04:</i> G1 <i>iCE65L08:</i> H3	GBIN	3
<b>GBIN6/PIO3/DP08A</b>	H1	GBIN	3
<b>PIO3/DP08B</b>	H2	DPIO	3
<b>PIO3/DP09A</b>	G3	DPIO	3
<b>PIO3/DP09B</b>	G4	DPIO	3
<b>PIO3/DP10A</b>	J1	DPIO	3
<b>PIO3/DP10B</b>	J2	DPIO	3
<b>PIO3/DP11A (◆)</b>	<i>iCE65L04:</i> H4 <i>iCE65L08:</i> G1	DPIO	3
<b>PIO3/DP11B (◆)</b>	<i>iCE65L04:</i> H3 <i>iCE65L08:</i> G2	DPIO	3
<b>PIO3/DP12A</b>	K2	DPIO	3
<b>PIO3/DP12B</b>	J3	DPIO	3

# iCE65 Ultra Low-Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type by Device		Bank	CB132 Ball Equivalent
	iCE65L04	iCE65L04	iCE65L08		
<b>VCCIO_3</b>	J7	VCCIO	VCCIO	3	E3
<b>VCCIO_3</b>	K3	VCCIO	VCCIO	3	—
<b>VCCIO_3</b>	N10	VCCIO	VCCIO	3	J6
<b>VCCIO_3</b>	P5	VCCIO	VCCIO	3	K1
<b>VCCIO_3</b>	R3	VCCIO	VCCIO	3	—
<b>VREF</b>	M1	VREF	VREF	3	—
<b>PIOS/SPI_SO</b>	T15	SPI	SPI	SPI	M11
<b>PIOS/SPI_SI</b>	V15	SPI	SPI	SPI	P11
<b>PIOS/SPI_SCK</b>	V16	SPI	SPI	SPI	P12
<b>PIOS/SPI_SS_B</b>	V17	SPI	SPI	SPI	P13
<b>SPI_VCC</b>	R15	SPI	SPI	SPI	L11
<b>GND</b>	C12	GND	GND	GND	—
<b>GND</b>	E13	GND	GND	GND	A9
<b>GND</b>	J3	GND	GND	GND	—
<b>GND</b>	K5	GND	GND	GND	F1
<b>GND</b>	K11	GND	GND	GND	F7
<b>GND</b>	L11	GND	GND	GND	G7
<b>GND</b>	L12	GND	GND	GND	G8
<b>GND</b>	L13	GND	GND	GND	G9
<b>GND</b>	M10	GND	GND	GND	H6
<b>GND</b>	M11	GND	GND	GND	H7
<b>GND</b>	M12	GND	GND	GND	H8
<b>GND</b>	N1	GND	GND	GND	—
<b>GND</b>	N12	GND	GND	GND	J8
<b>GND</b>	N18	GND	GND	GND	J14
<b>GND</b>	N20	GND	GND	GND	—
<b>GND</b>	R7	GND	GND	GND	L3
<b>GND</b>	T3	GND	GND	GND	—
<b>GND</b>	V1	GND	GND	GND	—
<b>GND</b>	V10	GND	GND	GND	P6
<b>GND</b>	Y12	GND	GND	GND	—
<b>GND</b>	Y16	GND	GND	GND	—
<b>GND</b>	AB5	GND	GND	GND	—
<b>GND</b>	G1	GND	GND	GND	—
<b>GND</b>	R1	GND	GND	GND	—
<b>VCC</b>	C8	VCC	VCC	VCC	—
<b>VCC</b>	D3	VCC	VCC	VCC	—
<b>VCC</b>	K12	VCC	VCC	VCC	F8
<b>VCC</b>	L10	VCC	VCC	VCC	G6
<b>VCC</b>	L20	VCC	VCC	VCC	—
<b>VCC</b>	M13	VCC	VCC	VCC	H9
<b>VCC</b>	N8	VCC	VCC	VCC	J4
<b>VCC</b>	N11	VCC	VCC	VCC	J7
<b>VCC</b>	Y8	VCC	VCC	VCC	—
<b>VPP_2V5</b>	E18	VPP	VPP	VPP	A14
<b>VPP_FAST</b>	E17	VPP	VPP	VPP	A13

# iCE65 Ultra Low-Power mobileFPGA™ Family

Pad Name	DiePlus				Pad	X (µm)	Y (µm)
	VQ100	CB132	CB196	CB284			
<b>PIO2_08</b>	—	L6	P3	R10	74	965.00	37.20
<b>VCCIO_2</b>	31	M5	M5	T9	75	1,000.00	139.20
<b>PIO2_09</b>	—	P5	K5	V9	76	1,035.00	37.20
<b>PIO2_10</b>	—	M6	N4	T10	77	1,070.00	139.20
<b>GND</b>	32	P6	H7	V10	78	1,105.00	37.20
<b>PIO2_11</b>	—	—	P4	Y4	79	1,140.00	139.20
<b>PIO2_12</b>	—	—	L6	Y5	80	1,175.00	37.20
<b>PIO2_13</b>	—	—	—	AB6	81	1,210.00	139.20
<b>PIO2_14</b>	—	—	—	AB7	82	1,245.00	37.20
<b>PIO2_15</b>	—	—	—	AB8	83	1,280.00	139.20
<b>PIO2_16</b>	—	—	—	AB9	84	1,315.00	37.20
<b>PIO2_17</b>	—	—	—	AB10	85	1,350.00	139.20
<b>PIO2_18</b>	—	—	—	AB11	86	1,385.00	37.20
<b>GND</b>	—	J8	H8	N12	87	1,420.00	139.20
<b>PIO2_19</b>	—	—	K6	Y6	88	1,455.00	37.20
<b>PIO2_20</b>	—	—	N5	Y7	89	1,490.00	139.20
<b>VCC</b>	—	—	J4	Y8	90	1,525.00	37.20
<b>PIO2_21</b>	—	—	M6	Y9	91	1,560.00	139.20
<b>PIO2_22</b>	—	—	N6	Y10	92	1,595.00	37.20
<b>GBIN5/PIO2_23</b>	33	P7	P5	V11	93	1,630.00	139.20
<b>GBIN4/PIO2_24</b>	34	P8	L7	V12	94	1,665.00	37.20
<b>PIO2_25</b>	—	—	—	AB12	95	1,700.00	139.20
<b>VCCIO_2</b>	—	—	J9	Y11	96	1,735.00	37.20
<b>PIO2_26</b>	—	—	—	AB13	97	1,770.00	139.20
<b>PIO2_27</b>	—	—	K7	AB14	98	1,805.00	37.20
<b>GND</b>	—	—	J5	Y12	99	1,840.00	139.20
<b>PIO2_28</b>	—	—	K9	AB15	100	1,875.00	37.20
<b>PIO2_29</b>	—	—	M7	Y13	101	1,910.00	139.20
<b>PIO2_30</b>	—	—	K8	Y14	102	1,945.00	37.20
<b>PIO2_31</b>	—	—	P7	Y15	103	1,980.00	139.20
<b>PIO2_32</b>	—	—	L8	Y17	104	2,015.00	37.20
<b>PIO2_33</b>	—	—	P8	Y18	105	2,050.00	139.20
<b>PIO2_34</b>	—	—	N8	Y19	106	2,085.00	37.20
<b>PIO2_35</b>	—	—	M8	Y20	107	2,120.00	139.20
<b>VCC</b>	35	J7	J7	N11	108	2,155.00	37.20
<b>VCC</b>	—	—	—	—	109	2,190.00	139.20
<b>PIO2_36</b>	36	P9	P9	V13	110	2,225.00	37.20
<b>PIO2_37</b>	37	M7	N9	T11	111	2,260.00	139.20
<b>VCCIO_2</b>	38	J9	N10	N13	112	2,295.00	37.20
<b>PIO2_38</b>	—	L7	M9	R11	113	2,330.00	139.20
<b>GND</b>	39	H8	J8	M12	114	2,365.00	37.20
<b>PIO2_39</b>	—	M8	N12	T12	115	2,400.00	139.20
<b>PIO2_40</b>	—	L8	N11	R12	116	2,435.00	37.20
<b>PIO2_41</b>	40	M9	N13	T13	117	2,470.00	139.20
<b>PIO2_42/CBSEL0</b>	41	L9	L9	R13	118	2,505.00	37.20
<b>PIO2_43/CBSEL1</b>	42	P10	P10	V14	119	2,540.00	139.20
<b>CDONE</b>	43	M10	M10	T14	120	2,575.00	37.20

Pad Name	DiePlus				Pad	X (μm)	Y (μm)
	VQ100	CB132	CB196	CB284			
<b>CRESET_B</b>	44	L10	L10	R14	121	2,625.00	139.20
<b>PIOS_00/SPI_SO</b>	45	M11	M11	T15	122	2,690.00	37.20
<b>PIOS_01/SPI_SI</b>	46	P11	P11	V15	123	2,740.00	139.20
<b>GND</b>	47	—	P6	Y16	124	2,790.00	37.20
<b>PIOS_02/SPI_SCK</b>	48	P12	P12	V16	125	2,840.00	139.20
<b>PIOS_03/SPI_SS_B</b>	49	P13	P13	V17	126	2,890.00	37.20
<b>SPI_VCC</b>	50	L11	L11	R15	127	2,990.00	37.20
<b>TDI</b>	N/A	M12	M12	T16	128	3,610.80	342.00
<b>TMS</b>	N/A	P14	P14	V18	129	3,712.80	392.00
<b>TCK</b>	N/A	L12	L12	R16	130	3,610.80	442.00
<b>TDO</b>	N/A	N14	N14	U18	131	3,712.80	492.00
<b>TRST_B</b>	N/A	M14	M14	T18	132	3,610.80	542.00
<b>PIO1_00</b>	51	L14	K11	R18	133	3,712.80	592.00
<b>PIO1_01</b>	52	K12	L13	P16	134	3,610.80	642.00
<b>PIO1_02</b>	53	K11	K12	P15	135	3,712.80	692.00
<b>PIO1_03</b>	54	K14	M13	P18	136	3,610.80	727.00
<b>GND</b>	55	J14	J14	N18	137	3,712.80	762.00
<b>GND</b>	55	J14	J14	N18	138	3,610.80	797.00
<b>PIO1_04</b>	56	J12	J10	N16	139	3,712.80	832.00
<b>PIO1_05</b>	57	J11	L14	N15	140	3,610.80	867.00
<b>VCCIO_1</b>	58	H14	H14	M18	141	3,712.80	902.00
<b>VCCIO_1</b>	—	—	—	—	142	3,610.80	937.00
<b>PIO1_06</b>	59	H12	J11	M16	143	3,712.80	972.00
<b>PIO1_07</b>	60	H11	K14	M15	144	3,610.80	1,007.00
<b>PIO1_08</b>	—	—	H10	W20	145	3,712.80	1,042.00
<b>PIO1_09</b>	—	—	J13	V20	146	3,610.80	1,077.00
<b>PIO1_10</b>	—	—	J12	U20	147	3,712.80	1,112.00
<b>VCC</b>	61	H9	N7	M13	148	3,610.80	1,147.00
<b>VCC</b>	—	—	—	—	149	3,712.80	1,182.00
<b>PIO1_11</b>	—	—	H13	T22	150	3,610.80	1,217.00
<b>PIO1_12</b>	—	—	H12	R22	151	3,712.80	1,252.00
<b>PIO1_13</b>	—	—	—	P22	152	3,610.80	1,287.00
<b>PIO1_14</b>	—	—	—	N22	153	3,712.80	1,322.00
<b>PIO1_15</b>	—	—	G13	T20	154	3,610.80	1,357.00
<b>PIO1_16</b>	—	—	H11	R20	155	3,712.80	1,392.00
<b>PIO1_17</b>	—	—	G14	P20	156	3,610.80	1,427.00
<b>GND</b>	—	—	K10	N20	157	3,712.80	1,462.00
<b>GND</b>	—	—	—	—	158	3,610.80	1,497.00
<b>PIO1_18</b>	—	—	G10	M20	159	3,712.80	1,532.00
<b>GBIN3/PIO1_19</b>	62	F14	G12	K18	160	3,610.80	1,567.00
<b>GBIN2/PIO1_20</b>	63	G14	F10	L18	161	3,712.80	1,602.00
<b>PIO1_21</b>	—	—	F14	K20	162	3,610.80	1,637.00
<b>VCCIO_1</b>	—	—	H14	J20	163	3,712.80	1,672.00
<b>VCCIO_1</b>	—	—	—	—	164	3,610.80	1,707.00
<b>PIO1_22</b>	—	—	F13	H20	165	3,712.80	1,742.00
<b>PIO1_23</b>	—	—	D13	G20	166	3,610.80	1,777.00

Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO2_28</b>	—	Y13	132	2,062.5	139.5
<b>GBIN5/PIO2_29</b>	M7	V11	133	2,097.5	37.5
<b>GBIN4/PIO2_30</b>	N8	V12	134	2,132.5	139.5
<b>GND</b>	J8	Y12	135	2,167.5	37.5
<b>GND</b>	—	—	136	2,202.5	139.5
<b>PIO2_31</b>	P8	Y14	137	2,237.5	37.5
<b>PIO2_32</b>	—	AB15	138	2,272.5	139.5
<b>PIO2_33</b>	M8	V13	139	2,307.5	37.5
<b>PIO2_34</b>	—	AB16	140	2,342.5	139.5
<b>PIO2_35</b>	L8	Y15	141	2,377.5	37.5
<b>PIO2_36</b>	—	AB17	142	2,412.5	139.5
<b>PIO2_37</b>	N9	AB18	143	2,447.5	37.5
<b>PIO2_38</b>	—	AB19	144	2,482.5	139.5
<b>PIO2_39</b>	—	AB20	145	2,517.5	37.5
<b>PIO2_40</b>	—	AB21	146	2,552.5	139.5
<b>PIO2_41</b>	—	Y17	147	2,587.5	37.5
<b>PIO2_42</b>	—	AB22	148	2,622.5	139.5
<b>PIO2_43</b>	—	Y18	149	2,657.5	37.5
<b>PIO2_44</b>	P9	Y19	150	2,692.5	139.5
<b>VCC</b>	N7	N11	151	2,727.5	37.5
<b>VCC</b>	—	—	152	2,762.5	139.5
<b>PIO2_45</b>	M9	Y20	153	2,797.5	37.5
<b>PIO2_46</b>	K8	T11	154	2,832.5	139.5
<b>VCCIO_2</b>	J9	N13	155	2,867.5	37.5
<b>VCCIO_2</b>	—	—	156	2,902.5	139.5
<b>PIO2_47</b>	N11	R11	157	2,937.5	37.5
<b>GND</b>	J8	M12	158	2,972.5	139.5
<b>GND</b>	—	—	159	3,007.5	37.5
<b>PIO2_48</b>	N12	T12	160	3,042.5	139.5
<b>PIO2_49</b>	K9	R12	161	3,077.5	37.5
<b>PIO2_50</b>	N13	T13	162	3,112.5	139.5
<b>PIO2_51/CBSEL0</b>	L9	R13	163	3,147.5	37.5
<b>PIO2_52/CBSEL1</b>	P10	V14	164	3,182.5	139.5
<b>CDONE</b>	M10	T14	165	3,217.5	37.5
<b>CRESET_B</b>	L10	R14	166	3,260.0	139.5
<b>PIOS_00/SPI_SO</b>	M11	T15	167	3,320.0	37.5
<b>PIOS_01/SPI_SI</b>	P11	V15	168	3,370.0	139.5
<b>GND</b>	J8	Y16	169	3,420.0	37.5
<b>GND</b>	—	—	170	3,470.0	139.5
<b>PIOS_02/SPI_SCK</b>	P12	V16	171	3,520.0	37.5
<b>PIOS_03/SPI_SS_B</b>	P13	V17	172	3,570.0	139.5
<b>VCC</b>	—	—	173	3,620.0	37.5
<b>VCC</b>	—	—	174	3,670.0	139.5
<b>SPI_VCC</b>	L11	R15	175	3,720.0	37.5
<b>SPI_VCC</b>	—	—	176	3,770.0	139.5

## Electrical Characteristics

All parameter limits are specified under worst-case supply voltage, temperature, and processing conditions.

### Absolute Maximum Ratings

Stresses beyond those listed under [Table 47](#) may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

**Table 47: Absolute Maximum Ratings**

Symbol	Description	Min	Max	Units
<b>VCC</b>	Core supply Voltage	-0.5	1.42	V
<b>VPP_2V5</b>	VPP_2V5 NVCM programming and operating supply			V
<b>VPP_FAST</b>	Optional fast NVCM programming supply			V
<b>VCCIO_0</b> <b>VCCIO_1</b> <b>VCCIO_2</b> <b>SPI_VCC</b>	I/O bank supply voltage (I/O Banks 0, 1, and 2 plus SPI interface)	-0.5	4.00	V
<b>VCCIO_3</b>	I/O Bank 3 supply voltage	-0.5	iCE65L01: 4.00 iCE65L04/08: 3.6	V
<b>VIN_0</b> <b>VIN_1</b> <b>VIN_2</b> <b>VIN_SPI</b>	Voltage applied to PIO pin within a specific I/O bank (I/O Banks 0, 1, and 2 plus SPI interface)	-1.0	5.5	V
<b>VIN_3</b> <b>VIN_VREF</b>	Voltage applied to PIO pin within I/O Bank 3	-0.5	iCE65L01: 4.00 iCE65L04/08: 3.6	V
<b>IOUT</b>	DC output current per pin	—	20	mA
<b>T<sub>J</sub></b>	Junction temperature	-55	125	°C
<b>T<sub>STG</sub></b>	Storage temperature, no bias	-65	150	°C

### Recommended Operating Conditions

**Table 48: Recommended Operating Conditions**

Symbol	Description		Minimum	Nominal	Maximum	Units
<b>VCC</b>	Core supply voltage	-L: Ultra-Low Power mode	0.95	1.00	1.05	V
		-L: Low Power	1.14	1.20	1.26	V
		-T: High Performance				
<b>VPP_2V5</b>	VPP_2V5 NVCM programming and operating supply	Release from Power-on Reset	1.30	—	3.47	V
		Configure from NVCM	2.30	—	3.47	V
		NVCM programming	2.30	—	3.00	V
<b>VPP_FAST</b>	Optional fast NVCM programming supply		Leave unconnected in application			
<b>SPI_VCC</b>	SPI interface supply voltage		1.71	—	3.47	V
<b>VCCIO_0</b> <b>VCCIO_1</b> <b>VCCIO_2</b> <b>VCCIO_3</b> <b>SPI_VCC</b>	I/O standards, all banks*	<b>LVCMOS33</b>	3.14	3.30	3.47	V
		<b>Non-standard voltage:</b> in between 2.5V and 3.3V use LVCMOS25 in iCEcube2	Nominal -5%	2.5< Nominal <3.3	Nominal +5%	V
		<b>LVCMOS25, LVDS</b>	2.38	2.50	2.63	V
		<b>LVCMOS18, SubLVDS</b>	1.71	1.80	1.89	V
		<b>LVCMOS15</b>	1.43	1.50	1.58	V
<b>VCCIO_3</b>	I/O standards only available in iCE65L04/08 I/O Bank 3*	<b>SSTL2</b>	2.38	2.50	2.63	V
		<b>SSTL18</b>	1.71	1.80	1.89	V
		<b>MDDR</b>	1.71	1.80	1.89	V
<b>T<sub>A</sub></b>	Ambient temperature	Commercial (C)	0	—	70	°C
		Industrial (I)	-40	—	85	°C
<b>T<sub>PROG</sub></b>	NVCM programming temperature		10	25	30	°C

**NOTE:**

VPP\_FAST is only used for fast production programming. Leave floating or unconnected in application. When the iCE65 device is active, VPP\_2V5 must be connected to a valid voltage.

## Internal Configuration Oscillator Frequency

Table 57 shows the operating frequency for the iCE65's internal configuration oscillator.

**Table 57: Internal Oscillator Frequency**

Symbol	Oscillator Mode	Frequency (MHz)		Description
		Min.	Max.	
$f_{OSCD}$	<b>Default</b>	4.0	6.8	Default oscillator frequency. Slow enough to safely operate with any SPI serial PROM.
$f_{OSCL}$	<b>Low Frequency</b>	14	21	Supported by most SPI serial Flash PROMs
$f_{OSCH}$	<b>High Frequency</b>	21	31	Supported by some high-speed SPI serial Flash PROMs
	<b>Off</b>	0	0	Oscillator turned off by default after configuration to save power.

## Configuration Timing

Table 58 shows the maximum time to configure an iCE65 device, by oscillator mode. The calculations use the slowest frequency for a given oscillator mode from Table 57 and the maximum configuration bitstream size from Table 1 which includes full RAM4K block initialization. The configuration bitstream selects the desired oscillator mode based on the performance of the configuration data source.

**Table 58: Maximum SPI Master or NVCM Configuration Timing by Oscillator Mode**

Symbol	Description	Device	Default	Low Freq.	High Freq.	Units
$t_{CONFIGL}$	Time from when minimum Power-on Reset (POR) threshold is reached until user application starts.	<b>iCE65L01</b>	53	25	11	ms
		<b>iCE65L04</b>	115	55	25	ms
		<b>iCE65L08</b>	230	110	50	ms

Table 59 provides timing for the CRESET\_B and CDONE pins.

**Table 59: General Configuration Timing**

Symbol	From	To	Description	All Grades		Units
				Min.	Max.	
$t_{CRESET\_B}$	CRESET_B	CRESET_B	Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge	200	—	ns
$t_{DONE\_IO}$	CDONE High	PIO pins active	Number of configuration clock cycles after CDONE goes High before the PIO pins are activated.	—	49	Clock cycles
			SPI Peripheral Mode (Clock = SPI_SCK, cycles measured rising-edge to rising-edge)	Depends on SPI_SCK frequency		
			NVCM or SPI Master Mode by internal oscillator frequency setting (Clock = internal oscillator)	Default	7.20	12.25
				Low	2.34	3.50
				High	1.59	2.33

