E·XFL Renesas Electronics America Inc - <u>R5S72627W144FP#U0 Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	SH2A-FPU
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	CANbus, I ² C, SCI, SD, SIO, SPI, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	89
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	1.1V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	External
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LFQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5s72627w144fp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	11.4.7	Reset-Synchronized PWM Mode	536
	11.4.8	Complementary PWM Mode	539
	11.4.9	A/D Converter Start Request Delaying Function	578
	11.4.10	TCNT Capture at Crest and/or Trough in Complementary PWM Operation .	582
11.5	Interrupt	Sources	583
	11.5.1	Interrupt Sources and Priorities	583
	11.5.2	Activation of Direct Memory Access Controller	585
	11.5.3	A/D Converter Activation	585
11.6	Operation	n Timing	587
	11.6.1	Input/Output Timing	587
	11.6.2	Interrupt Signal Timing	594
11.7	Usage No	otes	598
	11.7.1	Module Standby Mode Setting	598
	11.7.2	Input Clock Restrictions	598
	11.7.3	Caution on Period Setting	599
	11.7.4	Contention between TCNT Write and Clear Operations	599
	11.7.5	Contention between TCNT Write and Increment Operations	600
	11.7.6	Contention between TGR Write and Compare Match	601
	11.7.7	Contention between Buffer Register Write and Compare Match	602
	11.7.8	Contention between Buffer Register Write and TCNT Clear	603
	11.7.9	Contention between TGR Read and Input Capture	604
	11.7.10	Contention between TGR Write and Input Capture	605
	11.7.11	Contention between Buffer Register Write and Input Capture	606
	11.7.12	TCNT2 Write and Overflow/Underflow Contention in	
		Cascade Connection	606
	11.7.13	Counter Value during Complementary PWM Mode Stop	608
	11.7.14	Buffer Operation Setting in Complementary PWM Mode	608
	11.7.15	Reset Sync PWM Mode Buffer Operation and Compare Match Flag	609
	11.7.16	Overflow Flags in Reset Synchronous PWM Mode	610
	11.7.17	Contention between Overflow/Underflow and Counter Clearing	611
	11.7.18	Contention between TCNT Write and Overflow/Underflow	612
	11.7.19	Cautions on Transition from Normal Operation or	
		PWM Mode 1 to Reset-Synchronized PWM Mode	612
	11.7.20	Output Level in Complementary PWM Mode and	
		Reset-Synchronized PWM Mode	613
	11.7.21	Interrupts in Module Standby Mode	613
	11.7.22	Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection	613
	11.7.23	Notes on Output Waveform Control During Synchronous Counter Clearing	
		in Complementary PWM Mode	614
11.8	Output P	in Initialization for Multi-Function Timer Pulse Unit 2	616

Items	Specification
CD-ROM decoder	• Support of five formats: Mode 0, mode 1, mode 2, mode 2 form 1, and mode 2 form 2
	Sync codes detection and protection
	(Protection: When a sync code is not detected, it is automatically inserted.)
	Descrambling
	ECC correction
	 P, Q, PQ, and QP correction
	 PQ or QP correction can be repeated up to three times
	EDC check
	Performed before and after ECC
	Mode and form are automatically detected
	Link sectors are automatically detected
	Buffering data control
	Buffering CD-ROM data including Sync code is transferred in specified format, after the data is descrambled, corrected by ECC, and checked by EDC.
NAND flash memory controller	Direct-connected memory interface with NAND-type flash memoryRead/write in sectors
	• Two types of transfer modes: Command access mode and sector access mode (512-byte data + 16-byte management code: with ECC)
	 Interrupt request and DMA transfer request
	• Supports flash memory requiring 5-byte addresses (2 Gbits and more)
USB 2.0 host/function	Conforms to the Universal Serial Bus Specification Revision 2.0
module	 480-Mbps, 12-Mbps, and 1.5-Mbps transfer rates provided (host mode)
	• 480-Mbps and 12-Mbps transfer rates provided (function mode)
	On-chip 8-Kbyte RAM as communication buffers

6.6.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception handling starts. The CPU operates as follows:

- 1. The exception service routine start address which corresponds to the vector number specified in the TRAPA instruction is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the start address of the instruction to be executed after the TRAPA instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

6.6.3 Slot Illegal Instructions

An instruction placed immediately after a delayed branch instruction is called the "instruction placed in a delay slot". When the instruction placed in the delay slot is undefined code (including FPU instructions and FPU-related CPU instructions in FPU module standby state), an instruction that rewrites the PC, a 32-bit instruction, an RESBANK instruction, a DIVS instruction, or a DIVU instruction, slot illegal exception handling starts when such kind of instruction is decoded. When the FPU has entered a module standby state, the floating point operation instruction and FPU-related CPU instructions are handled as undefined codes. If these instructions are placed in a delay slot and then decoded, a slot illegal instruction exception handling starts.

The CPU operates as follows:

- 1. The exception service routine start address is fetched from the exception handling vector table.
- 2. The status register (SR) is saved to the stack.
- 3. The program counter (PC) is saved to the stack. The PC value saved is the jump address of the delayed branch instruction immediately before the undefined code, the instruction that rewrites the PC, the 32-bit instruction, the RESBANK instruction, the DIVS instruction, or the DIVU instruction.
- 4. After jumping to the exception service routine start address fetched from the exception handling vector table, program execution starts. The jump that occurs is not a delayed branch.

RENESAS

			Inte	errupt Vector	_		IPR	
Interrupt	Interrupt Source		Vector Table Vector Address Off		Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
Serial communi-	Channel 5	BRI5	252	H'000003F0 to H'000003F3	0 to 15 (0)	IPR18 (11 to 8)	1	High ♠
cation interface		ERI5	253	H'000003F4 to H'000003F7	-		2	-
- (RXI5	254	H'000003F8 to H'000003FB	-		3	-
		TXI5	255	H'000003FC to H'000003FF	-		4	-
	Channel 6	BRI6	256	H'00000400 to H'00000403	0 to 15 (0)	IPR18 (7 to 4)	1	-
		ERI6	257	H'00000404 to H'00000407	-		2	-
		RXI6	258	H'00000408 to H'0000040B	-		3	-
		TXI6	259	H'0000040C to H'0000040F	-		4	-
	Channel 7	BRI7	260	H'00000410 to H'00000413	0 to 15 (0)	IPR18 (3 to 0)	1	-
		ERI7	261	H'00000414 to H'00000417	-		2	-
		RXI7	262	H'00000418 to H'0000041B	-		3	-
		TXI7	263	H'0000041C to H'0000041F	-		4	-
Serial I/O with FIFO	SIOFI		264	H'00000420 to H'00000423	0 to 15 (0)	IPR19 (15 to 12)	_	- ↓ Low

Bit	Bit Name	Initial Value	R/W	Description
24 to 22	IWRWS[2:0]	011	R/W	Idle Cycles for Read-Write in the Same Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-write cycle of which continuous access cycles are for the same space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted
21 to 19	IWRRD[2:0]	011	R/W	Idle Cycles for Read-Read in Another Space
				Specify the number of idle cycles to be inserted after the access to a memory that is connected to the space. The target cycle is a read-read cycle of which continuous access cycles switch between different space.
				000: No idle cycle inserted
				001: 1 idle cycle inserted
				010: 2 idle cycles inserted
				011: 4 idle cycles inserted
				100: 6 idle cycles inserted
				101: 8 idle cycles inserted
				110: 10 idle cycles inserted
				111: 12 idle cycles inserted



Figures 9.14 shows an example of the connection of the SDRAM with the LSI.



(2) Address Multiplexing

An address multiplexing is specified so that SDRAM can be connected without external multiplexing circuitry according to the setting of bits BSZ[1:0] in CSnBCR and bits A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and A3COL[1:0] in SDCR. Tables 9.9 to 9.11 show the relationship between the settings of bits BSZ[1:0], A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and A3COL[1:0] and the bits output at the address pins. Do not specify those bits in the manner other than this table, otherwise the operation of this LSI is not guaranteed. A25 to A18 are not multiplexed and the original values of address are always output at these pins.

When the data bus width is 16 bits (BSZ1 and BSZ0 = B'10), A0 of SDRAM specifies a word address. Therefore, connect this A0 pin of SDRAM to the A1 pin of the LSI; the A1 pin of SDRAM to the A2 pin of the LSI, and so on.



Figure 11.19 Example of Buffer Operation When TCNT_0 Clearing is Selected for TGRC_0 to TGRA_0 Transfer Timing

11.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 counter clock upon overflow/underflow of TCNT_2 as set in bits TPSC0 to TPSC2 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.

Table 11.42 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1, the counter clock setting is invalid and the counters operates independently in phase counting mode.

Table 11.42 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2

For simultaneous input capture of TCNT_1 and TCNT_2 during cascaded operation, additional input capture input pins can be specified by the input capture control register (TICCR). The edge detection that is the condition for input capture uses a signal representing the logical OR of the original input pin and the added input pins. For details, see (4) Cascaded Operation Example (c).

(3) Interrupt Skipping in Complementary PWM Mode

Interrupts TGIA_3 (at the crest) and TCIV_4 (at the trough) in channels 3 and 4 can be skipped up to seven times by making settings in the timer interrupt skipping set register (TITCR).

Transfers from a buffer register to a temporary register or a compare register can be skipped in coordination with interrupt skipping by making settings in the timer buffer transfer register (TBTER). For the linkage with buffer registers, refer to description (c), Buffer Transfer Control Linked with Interrupt Skipping, below.

A/D converter start requests generated by the A/D converter start request delaying function can also be skipped in coordination with interrupt skipping by making settings in the timer A/D converter request control register (TADCR). For the linkage with the A/D converter start request delaying function, refer to section 11.4.9, A/D Converter Start Request Delaying Function.

The setting of the timer interrupt skipping setting register (TITCR) must be done while the TGIA_3 and TCIV_4 interrupt requests are disabled by the settings of TIER_3 and TIER_4 along with under the conditions in which TGFA_3 and TCFV_4 flag settings by compare match never occur. Before changing the skipping count, be sure to clear the T3AEN and T4VEN bits to 0 to clear the skipping counter.

(a) Example of Interrupt Skipping Operation Setting Procedure

Figure 11.67 shows an example of the interrupt skipping operation setting procedure. Figure 11.68 shows the periods during which interrupt skipping count can be changed.



Figure 11.67 Example of Interrupt Skipping Operation Setting Procedure

Figure 13.1 shows a block diagram.



Figure 13.1 Block Diagram

13.2 Input/Output Pin

Table 13.1 shows the pin configuration.

Table 13.1 Pin Configuration

Pin Name	Symbol	I/O	Function
Watchdog timer overflow	WDTOVF	Output	Outputs the counter overflow signal in watchdog timer mode

14.3.12 Day of Week Alarm Register (RWKAR)

RWKAR is an alarm register corresponding to the BCD-coded day of week counter RWKCNT. When the ENB bit is set to 1, a comparison with the RWKCNT value is performed. From among RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR/RCR3, the counter and alarm register comparison is performed only on those with ENB bits set to 1, and if each of those coincides, an alarm flag of RCR1 is set to 1.

The assignable range is from 0 through 6 + ENB bits (practically in BCD), otherwise operation errors occur.

		Blt:	7	6	5	5 4 3 2 1		1	0										
		E	INB	-	-	-	-		Day										
		Initial value: Un	defined	0	0	0	0	Undefined	Undefined	Undefined									
		R/W: F	R/W	R	R	R	R	R/W	R/W	R/W									
Bit	Bit Name	Initial Value	R/V	v	Desc	riptio	n												
7	ENB	Undefined	R/V	V	When RWK	this b CNT v	oit is s /alue	set to is per	1, a c forme	ompa ed.	rison with the								
6 to 3		All 0	R		Rese	rved													
					These bits are always read as 0. The write value shoun always be 0.					The write value should									
2 to 0	Day	Undefined	R/V	V	Day o	of Wee	ek Se	tting V	alue										
					000: \$	Sunda	y												
					001:1	Monda	ay												
					010: 1	Fuesd	ay												
					011: \	Nedn	esday	/											
					100: 1	Thurso	day												
					101: F	- riday													
					110: \$	Saturc	lay												
					111: F	Reser	ved (setting	proh	111: Reserved (setting prohibited)									

14.5 Usage Notes

14.5.1 Register Writing during Count

The following registers cannot be written to during a count (while bit 0 = 1 in RCR2).

RSECCNT, RMINCNT, RHRCNT, RDAYCNT, RWKCNT, RMONCNT, RYRCONT

The count must be stopped before writing to any of the above registers.

14.5.2 Use of Realtime Clock Periodic Interrupts

The method of using the periodic interrupt function is shown in figure 14.5.

A periodic interrupt can be generated periodically at the interval set by bits PES2 to PES0 in RCR2. When the time set by bits PES2 to PES0 has elapsed, the PEF is set to 1.

The PEF is cleared to 0 upon periodic interrupt generation or when bits PES2 to PES0 are set. Periodic interrupt generation can be confirmed by reading this bit, but normally the interrupt function is used.



Figure 14.5 Using Periodic Interrupt Function

14.5.3 Transition to Standby Mode after Setting Register

When a transition to standby mode is made after registers in this module are set, sometimes counting is not performed correctly. After making register settings, do not fail to perform a dummy read of the registers to which settings were made before entering the standby state.

Page 704 of 2108



Figure 15.3 shows a sample flowchart for initialization.



- [1] Set the clock selection in SCSCR. Be sure to clear bits TIE, RIE, TE, and RE to 0.
- [2] Set the data transfer format in SCSMR.
- [3] Write a value corresponding to the bit rate into SCBRR. (Not necessary if an external clock is used.)
- [4] Sets the general I/O port external pins used. Set as RxD input at receiving and TxD at transmission.
 However, no setting for SCK pin is required when CKE[1:0] is 00.
 In the case when internal synchronous clock output is set, the SCK pin starts outputting the clock at this stage.
- [5] Set the TE bit or RE bit in SCSCR to 1. Also set the RIE, REIE, and TIE bits. Setting the TE and RE bits enables the TxD and RxD pins to be used. When transmitting, the SCIF will go to the mark state; when receiving, it will go to the idle state, waiting for a start bit.



(1) Reception Using Direct Memory Access Controller



Figure 18.22 Reception Using Direct Memory Access Controller

TXCR0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TXCR0[15:1] -															
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R

Note: * Only writing a '1' to a Mailbox that is requested for transmission and is configured as transmit.

Bit 15 to 1 — Requests the corresponding Mailbox, that is in the queue for transmission, to cancel its transmission. The bit 15 to 1 corresponds to Mailbox-15 to 1 (and TXPR0[15:1]) respectively.

Bit[15:1]: TXCR0	Description
0	Transmit message cancellation idle state in corresponding mailbox (Initial value)
	[Clearing Condition]
	Completion of transmit message cancellation (automatically cleared)
1	Transmission cancellation request made for corresponding mailbox

Bit 0— This bit is always '0' as this is a receive-only mailbox. Writing a '1' to this bit position has no effect and always read back as a '0'.

(3) Transmit Acknowledge Register (TXACK1, TXACK0)

The TXACK1 and TXACK0 are 16-bit read/conditionally-write registers. These registers are used to signal to the CPU that a mailbox transmission has been successfully made. When a transmission has succeeded this module sets the corresponding bit in the TXACK register. The CPU may clear a TXACK bit by writing a '1' to the corresponding bit location. Writing a '0' has no effect.

• TXACK1



Figure 20.15 shows allowed state transitions.

- Please don't set MCR5 (Sleep Mode) without entering Halt Mode.
- After MCR1 is set, please don't clear it before GSR4 is set and this module enters Halt Mode.



Figure 20.15 Halt Mode/Sleep Mode

- Notes: 1. MCR5 can be cleared by automatically by detecting a dominant bit on the CAN Bus if MCR7 is set or by writing '0'.
 - 2. MCR1 is cleared in SW. Clearing MCR1 and setting MCR5 have to be carried out by the same instruction.
 - 3. MCR1 must not be cleared in SW, before GSR4 is set. MCR1 can be set automatically in HW when this module moves to Bus Off and MCR14 and MCR6 are both set.
 - 4. When MCR5 is cleared and MCR1 is set at the same time, this module moves to Halt Request. Right after that, it moves to Halt Mode with no reception/transmission.

The following table shows conditions to access registers.

When this module recognises the end of the Arbitration field while receiving a message, it starts comparing the received identifier to the identifiers set in the Mailboxes, starting from Mailbox-31 down to Mailbox-0. It first checks the MBC if it is configured as a receive box, and reads LAFM, and reads the CAN-ID of Mailbox-31 (if configured as receive) to finally compare them to the received ID. If it does not match, the same check takes place at Mailbox-30 (if configured as receive). Once this module finds a matching identifier, it stores the number of Mailbox-[N] into an internal buffer, stops the search, and goes back to idle state, waiting for the EndOfFrame (EOF) to come. When the 6th bit of EOF is notified by the CAN Interface logic, the received message is written or abandoned, depending on the NMC bit. No modification of configuration during communication is allowed. Entering Halt Mode is one of ways to modify configuration. If it is written into the corresponding Mailbox, including the CAN-ID, i.e., there is a possibility that the CAN-ID is overwritten by a different CAN-ID of the received message due to the LAFM used. This also implies that, if the identifier of a received message matches to ID + LAFM of 2 or more Mailboxes, the higher numbered Mailbox will always store the relevant messages and the lower numbered Mailbox will never receive messages. Therefore, the settings of the identifiers and LAFMs need to be carefully selected.

With regards to the reception of data and remote frames described in the above flow diagram the clearing of the UMSR flag after the reading of IRR is to detect situations where a message is overwritten by a new incoming message stored in the same mailbox (if its NMC = 1) while the interrupt service routine is running. If during the final check of UMSR a overwrite condition is detected the message needs to be discarded and read again.

In case UMSR is set and the Mailbox is configured for overrun (NMC = 0) the message is still valid, however it is obsolete as it is not reflecting the latest message monitored on the CAN Bus.

Please access the full Mailbox content before clearing the related RXPR/RFPR flag.

Please note that in the case a received remote frame is overwritten by a data frame, both the remote frame receive interrupt (IRR2) and data frame received interrupt (IRR1) and also the Receive Flags (RXPR and RFPR) are set. In an analogous way, the overwriting of a data frame by a remote frame, leads to setting both IRR2 and IRR1.

When a message is received and stored into a Mailbox all the fields of the data not received are stored as zero. The same applies when a standard frame is received. The extended identifier part (EXTID[17:0]) is written as zero.



Bit	Bit Name	Initial Value	R/W	Description
4	SACK	0	R/W * ¹	Setup Transaction Normal Response Interrupt Status
				Indicates the status of the setup transaction normal response interrupt when the host controller function is selected.
				0: SACK interrupts not generated
				1: SACK interrupts generated
				This module detects the SACK interrupt when ACK response is returned from the peripheral device during the setup transactions issued by this module, and sets this bit to 1. Here, if the corresponding interrupt enable bit has been set to 1, this module generates the SACK interrupt.
3 to 0		All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.

Notes: 1. Only 0 can be written.

 This module can detect a change in the status indicated by the BCHG bit even while the clock supply is stopped (while SCKE is 0), and outputs an interrupt when the corresponding interrupt enable bit is enabled. Clearing the status should be done after enabling the clock supply. No interrupts other than BCHG can be detected while the clock supply is stopped (while SCKE is 0).

26.3.18 BRDY Interrupt Status Register (BRDYSTS)

BRDYSTS is a register that indicates the BRDY interrupt status for each pipe.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	PIPE9 BRDY	PIPE8 BRDY	PIPE7 BRDY	PIPE6 BRDY	PIPE5 BRDY	PIPE4 BRDY	PIPE3 BRDY	PIPE2 BRDY	PIPE1 BRDY	PIPE0 BRDY
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W*1									

32.2.3 Port A Port Register 0 (PAPR0)

PAPR0 is a 16-bit read-only register, in which the PA3PR to PA0PR bits correspond to the PA3 to PA0 pins, respectively. PAPR0 always returns the states of the pins.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	PA3 PR	PA2 PR	PA1 PR	PA0 PR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	PA3	PA2	PA1	PA0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit	Bit N	ame	Ini	tial V	alue	R/W	/ [Descrip	otion							
15 to 4			All	0		R	F	Reserve	ed							
							T S	These b should a	oits are always	e alwa s be C	ays re).	ad as	0. Th	e writ	e valu	е
3	PA3F	۳R	Pin state			R	٦	The pin state is returned. These bits cannot be								
2	PA2F	۳R	Pir	n state	e	R	r	[–] modified.								
1	PA1F	'nR	Pir	n state	Э	R										
0	PA0F	'nR	Pir	n state	Э	R										

32.2.4 Port B Control Registers 0 to 5 (PBCR0 to PBCR5)

PBCR0 to PBCR5 are 16-bit readable/writable registers that are used to select the functions of the multiplexed pins on port B.

(1) Port B Control Register 5 (PBCR5)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	PB22N	/ID[1:0]	-	-	PB21N	/ID[1:0]	-	-	PB20N	ID[1:0]
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1
R/W:	R	R	R	R	R	R	R/W	R/W	R	R	R/W	R/W	R	R	R/W	R/W
Bit	Bit N	lame	In	itial V	Value	R/V	V De	escrip	tion							
15 to 10	_		Α	II 0		R	Re	eserve	d							
							Tł sh	nese b Iould a	its are Iways	e alwa s be 0	ays re).	ad as	0. Th	e writ	e valu	е

Table 32.15 Port C Data Register 0 (PCDR0) Read/Write Operation

PCIOR0	Pin Function	Read Operation	Write Operation				
0	General input	Pin state	Can write to PCDR0, but it has no effect on the pir state.				
	Other than general input	Pin state	Can write to PCDR0, but it has no effect on the pin state.				
1	General output	PCDR0 value	Value written is output from pin				
	Other than general output	PCDR0 value	Can write to PCDR0, but it has no effect on the pir state				

• Bits 10 to 0 of PCDR0





Figure 37.27 Synchronous DRAM Burst Read Bus Cycle (Four Read Cycles) (Bank Active Mode: PRE + ACT + READ Commands, Different Row Addresses, CAS Latency 2, WTRCD = 0 Cycle)