E·XF Renesas Electronics America Inc - <u>R5S72642W144FP#U0 Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	SH2A-FPU
Core Size	32-Bit Single-Core
Speed	144MHz
Connectivity	I ² C, SCI, SD, SIO, SPI, USB
Peripherals	DMA, POR, PWM, WDT
Number of I/O	115
Program Memory Size	·
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	1M x 8
Voltage - Supply (Vcc/Vdd)	1.1V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LFQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5s72642w144fp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Section	on 3 Float	ting-Point Unit (FPU)	95						
3.1	Features								
3.2	Data Formats								
	3.2.1 Floating-Point Format								
	3.2.2 N	Ion-Numbers (NaN)	99						
	3.2.3 D	enormalized Numbers	100						
3.3	Register De	escriptions	101						
	3.3.1 Fl	loating-Point Registers	101						
	3.3.2 Fl	loating-Point Status/Control Register (FPSCR)	102						
	3.3.3 Fl	loating-Point Communication Register (FPUL)	104						
3.4	Rounding		105						
3.5	FPU Except	tions	106						
	3.5.1 F	PU Exception Sources	106						
	3.5.2 Fl	PU Exception Handling	106						
Section	on 4 Boot	t Mode	. 109						
4.1	Features		109						
4.2	Boot Mode	and Pin Function Setting	109						
4.3	Operation		110						
	4.3.1 B	oot Mode 0	110						
	4.3.2 B	oot Modes 1 and 3	110						
	4.3.3 B	oot Mode 2	111						
4.4	Notes		114						
	4.4.1 B	oot Related Pins	114						
Section	on 5 Cloc	k Pulse Generator	.115						
5.1	Features		115						
5.2	Input/Outpu	ıt Pins	118						
5.3	Clock Operation	ating Modes	119						
5.4	Register De	escriptions	122						
	5.4.1 Fi	requency Control Register (FRQCR)	122						
5.5	Changing th	he Frequency	125						
	5.5.1 C	hanging the Division Ratio	125						
5.6	Usage of the	e Clock Pins	126						
	5.6.1 In	1 the Case of Inputting an External Clock	126						
	5.6.2 In	the Case of Using a Crystal Resonator	127						
	5.6.3 In	the Case of Not Using the Clock Pin	127						
5.7	Oscillation	Stabilizing Time	128						
	5.7.1 O	scillation Stabilizing Time of the On-chip Crystal Oscillator	128						

	16.3.5	Data Register (SPDR)	789
	16.3.6	Sequence Control Register (SPSCR)	790
	16.3.7	Sequence Status Register (SPSSR)	792
	16.3.8	Bit Rate Register (SPBR)	793
	16.3.9	Data Control Register (SPDCR)	795
	16.3.10	Clock Delay Register (SPCKD)	797
	16.3.11	Slave Select Negation Delay Register (SSLND)	798
	16.3.12	Next-Access Delay Register (SPND)	799
	16.3.13	Command Register (SPCMD)	800
	16.3.14	Buffer Control Register (SPBFCR)	805
	16.3.15	Buffer Data Count Setting Register (SPBFDR)	807
16.4	Operation	n	808
	16.4.1	Overview of Operations	808
	16.4.2	Pin Control	809
	16.4.3	System Configuration Example	810
	16.4.4	Transfer Format	813
	16.4.5	Data Format	815
	16.4.6	Error Detection	827
	16.4.7	Initialization	832
	16.4.8	SPI Operation	833
	16.4.9	Error Handling	846
	16.4.10	Loopback Mode	847
	16.4.11	Interrupt Sources	848
Sectio	on 17 I^2	² C Bus Interface 3	849
17.1			
17.2	Input/Ou	tput Pins	851
17.3	Register	Descriptions	852
	17.3.1	I ² C Bus Control Register 1 (ICCR1)	853
	17.3.2	I ² C Bus Control Register 2 (ICCR2)	856
	17.3.3	I ² C Bus Mode Register (ICMR)	858
	17.3.4	I ² C Bus Interrupt Enable Register (ICIER)	
	17.3.5	I ² C Bus Status Register (ICSR)	862
	17.3.6	Slave Address Register (SAR)	865
	17.3.7	I ² C Bus Transmit Data Register (ICDRT)	865
	17.3.8	I ² C Bus Receive Data Register (ICDRR)	866
	17.3.9	I ² C Bus Shift Register (ICDRS)	866
	17.3.10	NF2CYC Register (NF2CYC)	867
17.4	Operation	n	868
	17.4.1	I ² C Bus Format	868

Description

Table 11.13 TIOR_1 (Channel 1)

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOC1B Pin Function
0	0	0	0	Output	Output retained*
			1	compare register	Initial output is 0
				register	0 output at compare match
		1	0	_	Initial output is 0
					1 output at compare match
			1	_	Initial output is 0
					Toggle output at compare match
	1	0	0		Output retained
			1	_	Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare match
1	0	0	0		Input capture at rising edge
			1	register	Input capture at falling edge
		1	Х	_	Input capture at both edges
	1	Х	Х	_	Input capture at generation of TGRC_0 compare match/input capture

[Legend]

X: Don't care

Note: * After power-on reset, 0 is output until TIOR is set.

Bit	Bit Name	Initial Value	R/W	Description
1	RDF	0	R/(W)*	Receive FIFO Data Full
				Indicates that receive data has been transferred to the receive FIFO data register (SCFRDR), and the quantity of data in SCFRDR has become more than the receive trigger number specified by the RTRG[1:0] bits in the FIFO control register (SCFCR).
				0: The quantity of transmit data written to SCFRDR is less than the specified receive trigger number
				[Clearing conditions]
				RDF is cleared to 0 by a power-on reset, standby mode
				 RDF is cleared to 0 when the SCFRDR is read until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number after 1 is read from RDF and then 0 is written
				 RDF is cleared to 0 when the direct memory access controller is activated by receive FIFO data full interrupt (RXI) and read SCFRDR until the quantity of receive data in SCFRDR becomes less than the specified receive trigger number The quantity of receive data in SCFRDR is more than the specified receive trigger number [Setting condition]
				 RDF is set to 1 when a quantity of receive data more than the specified receive trigger number is stored in SCFRDR*¹
				Note: 1. As SCFTDR is a 16-byte FIFO register, the maximum quantity of data that can be read when RDF is 1 becomes the specified receive trigger number. If an attempt is made to read after all the data in SCFRDR has been read, the data is undefined. The quantity of receive data in SCFRDR is indicated by the lower 8 bits of SCFDR.

15.3.12 Line Status Register (SCLSR)

The CPU can always read or write to SCLSR, but cannot write 1 to the ORER flag. This flag can be cleared to 0 only if it has first been read (after being set to 1).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ORER
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/(W)*

Note: * Only 0 can be written to clear the flag after 1 is read.

Bit	Bit Name	Initial Value	R/W	Description
15 to 1	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
0	ORER	0	R/(W)*	Overrun Error
				Indicates the occurrence of an overrun error.
				0: Receiving is in progress or has ended normally*1
				[Clearing conditions]
				ORER is cleared to 0 when the chip is a power-on reset
				• ORER is cleared to 0 when 0 is written after 1 is read from ORER.
				1: An overrun error has occurred* ²
				[Setting condition]
				 ORER is set to 1 when the next serial receiving is finished while the receive FIFO is full of 16-byte receive data.
				Notes: 1. Clearing the RE bit to 0 in SCSCR does not affect the ORER bit, which retains its previous value.
				 The receive FIFO data register (SCFRDR) retains the data before an overrun error has occurred, and the next received data is discarded. When the ORER bit is set to 1, the next serial reception cannot be continued.

16.3.4 Status Register (SPSR)

SPSR indicates the operating status.

Bit:	7	6	5	4	3	2	1	0
	SPRF	TEND	SPTEF	—	—	MODF	—	OVRF
Initial value:	0	1	1	0	0	0	0	0
R/W:	R	R	R	R	R	R/(W)*	R	R/(W)*

Note: * Only 0 can be written to clear the flag after reading 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	SPRF	0	R	Receive Buffer Full Flag
				Indicates that the number of receive data units in the receive buffer (SPRX) is equal to or greater than the receive buffer data triggering number specified in the buffer control register (SPBFCR).
				 The number of receive data units in the receive buffer is less than the receive buffer data triggering number.
				 The number of receive data units in the receive buffer is equal to or greater than the receive buffer data triggering number.
				[Clearing conditions]
				• The receive buffer data is read until the number of data units in the receive buffer becomes less than the specified receive buffer data triggering number.
				Receive buffer data reset is enabled.
				Power-on reset
				[Setting condition]
				• The number of data units in the receive buffer is equal to or greater than the specified receive buffer data triggering number.

RENESAS

		Initial				
Bit	Bit Name	Value	R/W	Descr	iption	
1	SPSLN1	0	R/W	Seque	ence Length Sp	ecification
0	SPSLNO	0	R/W			
					Sequence	-
					Length	Referenced SPCMD #
				00:	1	$0 \rightarrow 0 \rightarrow \dots$
				01:	2	$0 \rightarrow 1 \rightarrow 0 \rightarrow \dots$
				10:	3	$0 \rightarrow 1 \rightarrow 2 \rightarrow 0 \rightarrow$
				11:	4	$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0 \rightarrow \dots$



Bit	Bit Name	Initial Value	R/W	Description
25	IIRQ	1	R	Idle Mode Interrupt Status Flag
				This interrupt status flag indicates whether this module is in idle state.
				This bit is set regardless of the value of the IIEN bit to allow polling.
				The interrupt can be masked by clearing IIEN, but cannot be cleared by writing to this bit.
				If IIRQ = 1 and IIEN = 1, an interrupt occurs.
				0: This module is not in idle state.
				1: This module is in idle state.
24 to 7	_	Undefined	R	Reserved
				The read value is undefined. The write value should always be 0.
6, 5	TCHNO	00	R	Transmit Channel Number
	[1:0]			These bits show the current channel number.
				These bits indicate which channel is required to be written to SSITDR. This value will change as the data is copied to the shift register, regardless of whether the data is written to SSITDR.
4	TSWNO	1	R	Transmit Serial Word Number
				This status bit indicates the current word number.
				This bit indicates which system word is required to be written to SSITDR. This value will change as the data is copied to the shift register, regardless of whether the data is written to SSITDR.
3, 2	RCHNO	00	R	Receive Channel Number
	[1:0]			These bits show the current channel number.
_				These bits indicate which channel the data in SSIRDR currently represents. This value will change as the data in SSIRDR is updated from the shift register.

Bit	Bit Name	Initial Value	R/W	Description
1	TXRST	0	R/W	Transmit Reset
				0: Does not reset transmit operation
				1: Resets transmit operation
				 This bit setting becomes valid immediately. This bit should be cleared to 0 before setting the register to be initialized.
				 When the 1 setting for this bit becomes valid, this module immediately sets the SIOFTxD pin output to 1, and initializes the following registers and data: — SITDR
				 Valid data in transmit FIFO
				 The TFEMP and TDREQ bits in SISTR
				— The TXE bit
				Note: Set this bit to 1 for more than one transfer clock period.
0	RXRST	0	R/W	Receive Reset
				0: Does not reset receive operation
				1: Resets receive operation
				• This bit setting becomes valid immediately. This bit should be cleared to 0 before setting the register to be initialized.
				• When the 1 setting for this bit becomes valid, this module immediately disables reception from the SIOFRxD pin, and initializes the following registers and data:
				— SIRDR
				 Valid data in receive FIFO
				 — The RFFUL and RDREQ bits in SISTR
				— The RXE bit
				Note: Set this bit to 1 for more than one transfer clock period.

19.3.4 Receive Data Register (SIRDR)

SIRDR reads receive data of this module. SIRDR stores data in the receive FIFO.

SIRDR is initialized by a receive reset caused by the RXRST bit in SICTR.

Bit	: 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								SIRDL	[15:0]							
Initial Value	Undefined															
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								SIRDF	R[15:0]							

Initial Value: Undefined U R/W: R R R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	SIRDL	Undefined	R	Left-Channel Receive Data
	[15:0]			Store data received from the SIOFRxD pin as left- channel data. The position of the left-channel data in the receive frame is specified by the RDLA bit in SIRDAR.
				These bits are valid only when the RDLE bit in
				SIRDAR is set to 1.
15 to 0	SIRDR	Undefined	R	Right-Channel Receive Data
	[15:0]			Store data received from the SIOFRxD pin as right- channel data. The position of the right-channel data in the receive frame is specified by the RDRA bit in SIRDAR.
				• These bits are valid only when the RDRE bit in SIRDAR is set to 1.

_...

19.3.8 Clock Select Register (SISCR)

SISCR sets the serial clock generation conditions for the master clock. SISCR can be specified when the TRMD1 and TRMD0 bits in SIMDR are specified as B'10.

B	it: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSSEL	-	-	BRPS4	BRPS3	BRPS2	BRPS1	BRPS0	-	-	-	-	-	BRDV2	BRDV1	BRDV0
Initial Valu	e: 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RΛ	V: R/W	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W	R/W	R/W
			Init	ial												
Bit	Bit N	ame	Val	ue	R/W	C)escri	ption								
15	MSSE	EL	1		R/W	N	/laster	Clock	Sou	rce Se	electio	n				
						0	aster o	lock								
						1	: Use	s AUD	IO_C	LK as	s the n	nastei	[,] cloc	k		
The master clock is the clock input to the baud rate																
generator.																
14, 13			All ()	R	F	Reserv	/ed								
						Т	hese	bits ar	e alw	ays re	ead as	6 0. Tł	ne wr	ite val	ue sho	buld
						a	lways	be 0.								
12	BRPS	54	0		R/W	F	resca	ılar Se	tting							
11	BRPS	53	0		R/W	S	Set the	e maste	er clo	ck div	vision	ratio a	accore	ding to	the c	ount
10	BRPS	52	0		R/W	v	alue o	of the p	oresca	alar o	f the b	aud r	ate g	enerat	or.	
9	BRPS	S1	0		R/W			nge of	settir	ngs is	from	B'000	00 (×	1/1) to	b B'11	111
8	BRPS	50	0		R/W	N ^{(× 1/32).}										
7 to 3			All ()	R	F	leser	/ed								
								bits ar be 0.	e alw	ays re	ead as	s 0. Tł	ne wr	ite val	ue sho	ould

Section 20 Controller Area Network

20.1 Summary

20.1.1 Overview

This document primarily describes the programming interface for the controller area network (Renesas CAN Time Trigger Level 1) module. It serves to facilitate the hardware/software interface so that engineers involved in this module implementation can ensure the design is successful.

Deep standby mode can be canceled by change on CRxn (PJ3, PJ1) pin. For details, refer to section 33, Power-Down Modes.

20.1.2 Scope

The CAN Data Link Controller function is not described in this document. It is the responsibility of the reader to investigate the CAN Specification Document (see references). The interfaces from the CAN Controller are described, in so far as they pertain to the connection with the User Interface.

The programming model is described in some detail. It is not the intention of this document to describe the implementation of the programming interface, but to simply present the interface to the underlying CAN functionality.

The document places no constraints upon the implementation of this module in terms of process, packaging or power supply criteria. These issues are resolved where appropriate in implementation specifications.

20.1.3 Audience

In particular this document provides the design reference for software authors who are responsible for creating a CAN application using this module.

In the creation of this module user interface LSI engineers must use this document to understand the hardware requirements.

20.1.4 References

- 1. CAN Specification Version 2.0 part A, Robert Bosch GmbH, 1991
- 2. CAN Specification Version 2.0 part B, Robert Bosch GmbH, 1991

When this module recognises the end of the Arbitration field while receiving a message, it starts comparing the received identifier to the identifiers set in the Mailboxes, starting from Mailbox-31 down to Mailbox-0. It first checks the MBC if it is configured as a receive box, and reads LAFM, and reads the CAN-ID of Mailbox-31 (if configured as receive) to finally compare them to the received ID. If it does not match, the same check takes place at Mailbox-30 (if configured as receive). Once this module finds a matching identifier, it stores the number of Mailbox-[N] into an internal buffer, stops the search, and goes back to idle state, waiting for the EndOfFrame (EOF) to come. When the 6th bit of EOF is notified by the CAN Interface logic, the received message is written or abandoned, depending on the NMC bit. No modification of configuration during communication is allowed. Entering Halt Mode is one of ways to modify configuration. If it is written into the corresponding Mailbox, including the CAN-ID, i.e., there is a possibility that the CAN-ID is overwritten by a different CAN-ID of the received message due to the LAFM used. This also implies that, if the identifier of a received message matches to ID + LAFM of 2 or more Mailboxes, the higher numbered Mailbox will always store the relevant messages and the lower numbered Mailbox will never receive messages. Therefore, the settings of the identifiers and LAFMs need to be carefully selected.

With regards to the reception of data and remote frames described in the above flow diagram the clearing of the UMSR flag after the reading of IRR is to detect situations where a message is overwritten by a new incoming message stored in the same mailbox (if its NMC = 1) while the interrupt service routine is running. If during the final check of UMSR a overwrite condition is detected the message needs to be discarded and read again.

In case UMSR is set and the Mailbox is configured for overrun (NMC = 0) the message is still valid, however it is obsolete as it is not reflecting the latest message monitored on the CAN Bus.

Please access the full Mailbox content before clearing the related RXPR/RFPR flag.

Please note that in the case a received remote frame is overwritten by a data frame, both the remote frame receive interrupt (IRR2) and data frame received interrupt (IRR1) and also the Receive Flags (RXPR and RFPR) are set. In an analogous way, the overwriting of a data frame by a remote frame, leads to setting both IRR2 and IRR1.

When a message is received and stored into a Mailbox all the fields of the data not received are stored as zero. The same applies when a standard frame is received. The extended identifier part (EXTID[17:0]) is written as zero.



26.3.8 FIFO Port Select Registers (CFIFOSEL, D0FIFOSEL, D1FIFOSEL)

CFIFOSEL, D0FIFOSEL and D1FIFOSEL are registers that assign the pipe to the FIFO port, and control access to the corresponding port.

The same pipe should not be specified by the CURPIPE bits in CFIFOSEL, D0FIFOSEL and D1FIFOSEL. When the CURPIPE bits in D0FIFOSEL and D1FIFOSEL are cleared to B'000, no pipe is selected.

The pipe number should not be changed while the DMA transfer is enabled.

These registers are initialized by a power-on reset.

(1) CFIFOSEL

Bit: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RCNT	REW	_	—	MBV	V[1:0]	_	BIGEND	_	_	ISEL	_		CURPI	PE[3:0]	
Initial value: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W: R/W	R/W*	R	R	R/W	R/W	R	R/W	R	R	R/W	R	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	RCNT	0	R/W	Read Count Mode
				Specifies the read mode for the value in the DTLN bits in CFIFOCTR.
				 The DTLN bit is cleared when all of the receive data has been read from the CFIFO.
				(In double buffer mode, the DTLN bit value is cleared when all the data has been read from a single plane.)
				 The DTLN bit is decremented when the receive data is read from the CFIFO.



Bit	Bit Name	Initial Value	R/W	Description
14	BCLR	0	R/W* ¹	CPU Buffer Clear
				This bit should be set to 1 to clear the FIFO buffer on the CPU side for the selected pipe.
				0: Invalid
				1: Clears the buffer memory on the CPU side.
				When double buffer mode is set for the FIFO buffer assigned to the selected pipe, this module clears only one plane of the FIFO buffer even when both planes are read-enabled.
				When the selected pipe is the DCP, setting BCLR to 1 allows this module to clear the FIFO buffer regardless of whether the FIFO buffer is on the CPU side or SIE side. To clear the buffer on the SIE side, set the PID bits for the DCP to NAK before setting BCLR to 1.
				When the selected pipe is not the DCP, writing 1 to this bit should be done while FRDY indicates 1 (set by this module).
13	FRDY	0	R	FIFO Port Ready
				Indicates whether the FIFO port can be accessed.
				0: FIFO port access is disabled.
				1: FIFO port access is enabled.
				In the following cases, this module sets FRDY to 1 but data cannot be read via the FIFO port because there is no data to be read. In these cases, set BCLR to 1 to clear the FIFO buffer, and enable transmission and reception of the next data.
				 A zero-length packet is received when the FIFO buffer assigned to the selected pipe is empty.
				 A short packet is received and the data is completely read while BFRE is 1.



Bit	Bit Name	Initial Value	R/W	Description
1	PIPE1NRDYE	0	R/W	NRDY Interrupt Enable for PIPE1
				0: Interrupt output disabled
				1: Interrupt output enabled
0	PIPE0NRDYE	0	R/W	NRDY Interrupt Enable for PIPE0
				0: Interrupt output disabled
				1: Interrupt output enabled

26.3.14 BEMP Interrupt Enable Register (BEMPENB)

BEMPENB is a register that enables or disables the BEMP bit in INTSTS0 to be set to 1 when the BEMP interrupt is detected for each pipe.

On detecting the BEMP interrupt for the pipe corresponding to the bit in this register that has been set to 1, this module sets 1 to the corresponding PIPEBEMP bit in BEMPSTS and the BEMP bit in INTSTSO, and generates the BEMP interrupt.

While at least one PIPEBEMP bit in BEMPSTS indicates 1, this module generates the BEMP interrupt when the corresponding interrupt enable bit in BEMPENB is modified from 0 to 1.

This register is initialized by a power-on reset.

Bit:	15	14	13	12	11	10	9			6				2		0
	—	-	—	—	_	—	PIPE9 BEMPE	PIPE8 BEMPE	PIPE7 BEMPE	PIPE6 BEMPE	PIPE5 BEMPE	PIPE4 BEMPE	PIPE3 BEMPE	PIPE2 BEMPE	PIPE1 BEMPE	PIPE0 BEMPE
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W									

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
9	PIPE9BEMPE	0	R/W	BEMP Interrupt Enable for PIPE9
				0: Interrupt output disabled
				1: Interrupt output enabled

27.7.10 Video Base Address Register (VIDEO_BASEADR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							VIE	DEO_BA	SEADR[3	31:16]						
Initial value: R/W:	0 R/W															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							VI	DEO_BA	SEADR[15:0]						
Initial value: R/W:	0 R/W															

		Initial		
Bit	Bit Name	Value	R/W	Description
31 to 0	VIDEO_ BASEADR [31:0]	H'00000000	R/W	These bits specify the base address of the destination where video data is to be written to. According to the BURST_MODE_MAIN bit setting in the VIDEO_MODE register, the lower bits should be set as follows.
				In 16-byte burst transfer: The lower four bits should always be 0000.
				In 128-byte burst transfer: The lower seven bits should always be 000_0000.



27.7.34 Vertical Sync Signal Timing Control Register (PANEL_VSYNC_TIM)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-				VS	YNC_ST	ART[9:0]				
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R/W									
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-				VS	YNC_EN	D[9:0]				
Initial value: R/W:	0 R	0 R	0 R	0 R	0 R	0 R	0 R/W	1 R/W								

Bit	Bit Name	Initial Value	R/W	Description		
31 to 26	_	All 0	R	Reserved		
				These bits are always read as 0. The write value should always be 0.		
25 to 16	VSYNC_START [9:0]	H'000	R/W	These bits specify in number of lines the interval between the reference vertical sync signal and the point where the vertical sync signal (VSYNC) for panel is set to 1.		
15 to 10		All 0	R	Reserved		
				These bits are always read as 0. The write value should always be 0.		
9 to 0	VSYNC_END [9:0]	H'001	R/W	These bits specify in number of lines the interval between the reference vertical sync signal and the point where the vertical sync signal (VSYNC) for panel is cleared to 0.		
Note: Be sure to satisfy VSYNC_START ≠ VSYNC_END; otherwise, correct operation is not guaranteed.						

(1) Video Display Position and Register Settings

As the display block does not have frame memory, specify through registers the vertical start position and number of line buffers for the video according to the panel specifications (HSYNC cycle). For the vertical video position, first calculate the register settings to place the video along the top end, and then calculate the settings to place the video at the center or along the bottom end.

(a) Register settings for vertical position

Step 1: Calculate the settings to place the video along the top end.

Table 27.20 List of Parameters (registers are shaded in grey)

		Register Name or Value	Unit
(1)	T (Hsync_in): HSYNC cycle of the input video	0.064	ms
(2)	Vertical size of the valid video	VIDEO_SIZE[24:16]	Line
(3)	T (Hsync_out): HSYNC cycle for the panel	Depends on the panel specifications	ms
(4)	Vertical size of the video to be displayed	VIDEO_DISP_SIZE[24:16]	Line
(5)	Line buffer margin	6 or a greater value	Line
(6)	Vertical start position of the valid video in the TOP field	VIDEO_VSTART[24:16]	Line
(7)	Vertical start position of the valid video in the BOTTOM field	VIDEO_VSTART[8:0]	Line
(8)	Number of lines between the reference Vsync and the displayable area	Depends on the panel specifications	Line



35.5 Operation

35.5.1 PWM Operation

PWM waveforms are output from pins PWM1A to PWM1H and PWM2A to PWM2H as shown in figure 35.7.

(1) Initial Settings

Set the PWM output polarity in PWPR_n; select the clock to be input to PWCNT_n with the CKS2 to CKS0 bits in PWCRn; set the PWM conversion cycle in PWCYR_n; and set the first frame of data in PWBFR_nA, PWBFR_nC, PWBFR_nE, and PWBFR_nG.

(2) Activation

When the CST bit in PWCR_n is set to 1, PWCNT_n starts counting up. On compare match between PWCNT_n and PWCYR_n, data is transferred from the buffer register to the duty register and the CMF bit in PWCR_n is set to 1. At the same time, if the IE bit in PWCR_n has been set to 1, an interrupt can be requested or the direct memory access controller can be activated.

(3) Waveform Output

The PWM outputs selected by the OTS bits in PWDTR_nA, PWDTR_nC, PWDTR_nE, and PWDTR_nG go high when a compare match occurs between PWCNT_n and PWCYR_n. The PWM outputs not selected by the OTS bit are low. When a compare match occurs between PWCNT_n and PWDTR_nA, PWDTR_nC, PWDTR_nE, or PWDTR_nG, the corresponding PWM output goes low. If the corresponding bit in PWPR_n is set to 1, the output is inverted.



Figure 35.7 PWM Operation