

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	37
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l052c6t6

6.3.11	Electrical sensitivity characteristics	85
6.3.12	I/O current injection characteristics	86
6.3.13	I/O port characteristics	87
6.3.14	NRST pin characteristics	91
6.3.15	12-bit ADC characteristics	92
6.3.16	DAC electrical characteristics	98
6.3.17	Temperature sensor characteristics	101
6.3.18	Comparators	101
6.3.19	Timer characteristics	103
6.3.20	Communications interfaces	103
7	Package information	114
7.1	LQFP64 package information	114
7.2	TFBGA64 package information	118
7.3	LQFP48 package information	121
7.4	Standard WLCSP36 package information	124
7.5	Thin WLCSP36 package information	127
7.6	LQFP32 package information	129
7.7	UFQFPN32 package information	132
7.8	Thermal characteristics	135
7.8.1	Reference document	136
8	Part numbering	137
9	Revision history	138

Table 46.	16 MHz HSI16 oscillator characteristics	78
Table 47.	HSI48 oscillator characteristics	79
Table 48.	LSI oscillator characteristics	79
Table 49.	MSI oscillator characteristics	79
Table 50.	PLL characteristics	81
Table 51.	RAM and hardware registers	82
Table 52.	Flash memory and data EEPROM characteristics	82
Table 53.	Flash memory and data EEPROM endurance and retention	82
Table 54.	EMS characteristics	83
Table 55.	EMI characteristics	84
Table 56.	ESD absolute maximum ratings	85
Table 57.	Electrical sensitivities	85
Table 58.	I/O current injection susceptibility	86
Table 59.	I/O static characteristics	87
Table 60.	Output voltage characteristics	89
Table 61.	I/O AC characteristics	90
Table 62.	NRST pin characteristics	91
Table 63.	ADC characteristics	92
Table 64.	R_{AIN} max for $f_{ADC} = 16$ MHz	94
Table 65.	ADC accuracy	94
Table 66.	DAC characteristics	98
Table 67.	Temperature sensor calibration values	101
Table 68.	Temperature sensor characteristics	101
Table 69.	Comparator 1 characteristics	101
Table 70.	Comparator 2 characteristics	102
Table 71.	TIMx characteristics	103
Table 72.	I2C analog filter characteristics	104
Table 73.	USART/LPUART characteristics	104
Table 74.	SPI characteristics in voltage Range 1	105
Table 75.	SPI characteristics in voltage Range 2	106
Table 76.	SPI characteristics in voltage Range 3	107
Table 77.	I2S characteristics	110
Table 78.	USB startup time	112
Table 79.	USB DC electrical characteristics	112
Table 80.	USB: full speed electrical characteristics	113
Table 81.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data	115
Table 82.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data	118
Table 83.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	119
Table 84.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	122
Table 85.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale mechanical data	124
Table 86.	Standard WLCSP36 recommended PCB design rules	125
Table 87.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package mechanical data	128
Table 88.	WLCSP36 recommended PCB design rules	129
Table 89.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	130
Table 90.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data	133
Table 91.	Thermal characteristics	135
Table 92.	STM32L052x6/8 ordering information scheme	137

Figure 43.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array recommended footprint	119
Figure 44.	TFBGA64 marking example (package top view)	120
Figure 45.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	121
Figure 46.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	122
Figure 47.	LQFP48 marking example (package top view)	123
Figure 48.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline.	124
Figure 49.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale recommended footprint.	125
Figure 50.	Standard WLCSP36 marking example (package top view)	126
Figure 51.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline.	127
Figure 52.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package recommended footprint	128
Figure 53.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	129
Figure 54.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	130
Figure 55.	LQFP32 marking example (package top view)	131
Figure 56.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline.	132
Figure 57.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat recommended footprint.	133
Figure 58.	UFQFPN32 marking example (package top view)	134
Figure 59.	Thermal resistance	136

1 Introduction

The ultra-low-power STM32L052x6/8 are offered in 7 different package types: from 32 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L052x6/8 microcontrollers suitable for a wide range of applications:


- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L052x6/8 datasheet should be read in conjunction with the STM32L0x2xx reference manual (RM0376).

For information on the ARM® Cortex®-M0+ core please refer to the Cortex®-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.

Figure 1. STM32L052x6/8 block diagram



**Table 5. Functionalities depending on the working mode
(from Run/active down to standby) ⁽¹⁾**

IPs	Run/Active	Sleep	Low-power run	Low-power sleep	Stop		Standby	
					Wakeup capability	Wakeup capability		
CPU	Y	--	Y	--	--		--	
Flash memory	O	O	O	O	--		--	
RAM	Y	Y	Y	Y	Y		--	
Backup registers	Y	Y	Y	Y	Y		Y	
EEPROM	O	O	O	O	--		--	
Brown-out reset (BOR)	O	O	O	O	O	O	O	O
DMA	O	O	O	O	--		--	
Programmable Voltage Detector (PVD)	O	O	O	O	O	O	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Y	Y	Y	Y
High Speed Internal (HSI)	O	O	--	--	⁽²⁾		--	
High Speed External (HSE)	O	O	O	O	--		--	
Low Speed Internal (LSI)	O	O	O	O	O		O	
Low Speed External (LSE)	O	O	O	O	O		O	
Multi-Speed Internal (MSI)	O	O	Y	Y	--		--	
Inter-Connect Controller	Y	Y	Y	Y	Y		--	
RTC	O	O	O	O	O	O	O	
RTC Tamper	O	O	O	O	O	O	O	O
Auto WakeUp (AWU)	O	O	O	O	O	O	O	O
USB	O	O	--	--	--	O	--	
USART	O	O	O	O	O ⁽³⁾	O	--	
LPUART	O	O	O	O	O ⁽³⁾	O	--	
SPI	O	O	O	O	--		--	
I2C	O	O	O	O	O ⁽⁴⁾	O	--	
ADC	O	O	--	--	--		--	
DAC	O	O	O	O	O		--	

Table 5. Functionalities depending on the working mode (from Run/active down to standby) ⁽¹⁾

IPs	Run/Active	Sleep	Low-power run	Low-power sleep	Stop		Standby	
					Wakeup capability	Wakeup capability		
Temperature sensor	O	O	O	O	O		--	
Comparators	O	O	O	O	O	O	--	
16-bit timers	O	O	O	O	--		--	
LPTIMER	O	O	O	O	O	O		
IWDG	O	O	O	O	O	O	O	O
WWDG	O	O	O	O	--		--	
Touch sensing controller (TSC)	O	O	--	--	--		--	
SysTick Timer	O	O	O	O			--	
GPIOs	O	O	O	O	O	O		2 pins
Wakeup time to Run mode	0 μs	0.36 μs	3 μs	32 μs	3.5 μs		50 μs	
Consumption V _{DD} =1.8 to 3.6 V (Typ)	Down to 140 μA/MHz (from Flash memory)	Down to 37 μA/MHz (from Flash memory)	Down to 8 μA	Down to 4.5 μA	0.4 μA (No RTC) V _{DD} =1.8 V		0.28 μA (No RTC) V _{DD} =1.8 V	
					0.8 μA (with RTC) V _{DD} =1.8 V		0.65 μA (with RTC) V _{DD} =1.8 V	
					0.4 μA (No RTC) V _{DD} =3.0 V		0.29 μA (No RTC) V _{DD} =3.0 V	
					1 μA (with RTC) V _{DD} =3.0 V		0.85 μA (with RTC) V _{DD} =3.0 V	

- Legend:
 "Y" = Yes (enable).
 "O" = Optional can be enabled/disabled by software)
 "-" = Not available
- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

- **Startup clock**

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

- **Clock security system (CSS)**

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

- **Clock-out capability (MCO: microcontroller clock output)**

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See [Figure 2](#) for details on the clock tree.

Table 13. USART implementation (continued)

USART modes/features ⁽¹⁾	USART1 and USART2
Modbus communication	X
Auto baud rate detection (4 modes)	X
Driver Enable	X

1. X = supported.
2. This mode allows using the USART as an SPI master.

3.18.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.18.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The USARTs with synchronous capability can also be used as SPI master.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to [Table 14](#) for the differences between SPI1 and SPI2.

Table 15. Legend/abbreviations used in the pinout table

Name		Abbreviation	Definition
Pin name		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S		Supply pin
	I		Input only pin
	I/O		Input / output pin
I/O structure	FT		5 V tolerant I/O
	FTf		5 V tolerant I/O, FM+ capable
	TC		Standard 3.3V I/O
	B		Dedicated BOOT0 pin
	RST		Bidirectional reset pin with embedded weak pull-up resistor
Notes		Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.	
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers	
	Additional functions	Functions directly selected/enabled through peripheral registers	

Table 16. STM32L052x6/8 pin definitions

Pin Number						Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
LQFP32	UFQFN32	WLCSP36 ⁽¹⁾	LQFP48	LQFP64	TFBGA64						
-	-	-	1	1	B2	VDD	S	-	-	-	-
-	-	-	2	2	A2	PC13	I/O	FT	-	-	RTC_TAMP1/ RTC_TS/RTC _OUT/WKUP2
2	2	A6	3	3	A1	PC14- OSC32_IN (PC14)	I/O	FT	-	-	OSC32_IN
3	3	B6	4	4	B1	PC15- OSC32_OUT (PC15)	I/O	TC	-	-	OSC32_OUT

5 Memory mapping

Figure 9. Memory map




Table 31. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conditions		f _{HCLK}	Typ	Max ⁽¹⁾	Unit
I _{DD} (Run from RAM)	Supply current in Run mode, code executed from RAM, Flash switched off	f _{HSE} = f _{HCLK} up to 16 MHz included, f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽²⁾	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	1 MHz	135	170	μA
				2 MHz	240	270	
				4 MHz	450	480	
			Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	4 MHz	0.52	0.6	mA
				8 MHz	1	1.2	
				16 MHz	2	2.3	
		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.25	1.4		
			16 MHz	2.45	2.8		
			32 MHz	5.1	5.4		
		MSI clock	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	65 kHz	34.5	75	μA
				524 kHz	83	120	
				4.2 MHz	485	540	
HSI16 clock source (16 MHz)	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3	mA		
		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	5.1		5.6	

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.
2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 32. Current consumption in Run mode vs code type, code with data processing running from RAM⁽¹⁾

Symbol	Parameter	Conditions		f _{HCLK}	Typ	Unit	
I _{DD} (Run from RAM)	Supply current in Run mode, code executed from RAM, Flash switched off	f _{HSE} = f _{HCLK} up to 16 MHz included, f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽²⁾	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	Dhrystone	4 MHz	450	μA
				CoreMark		575	
				Fibonacci		370	
				while(1)		340	
		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	Dhrystone	5.1	mA	
				CoreMark	6.25		
				Fibonacci	4.4		
				while(1)	4.7		

1. Guaranteed by characterization results, unless otherwise specified.
2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked OFF
 - with only one peripheral clocked on


Table 39. Peripheral current consumption in Run or Sleep mode⁽¹⁾

Peripheral		Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C				Unit
		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	
APB1	CRS	2.5	2	2	2	μA/MHz (f _{HCLK})
	DAC1	4	3.5	3	2.5	
	I2C1	11	9.5	7.5	9	
	I2C2	4	3.5	3	2.5	
	LPTIM1	10	8.5	6.5	8	
	LPUART1	8	6.5	5.5	6	
	SPI2	9	4.5	3.5	4	
	USB	8.5	4.5	4	4.5	
	USART2	14.5	12	9.5	11	
	TIM2	10.5	8.5	7	9	
	TIM6	3.5	3	2.5	2	
	WWDG	3	2	2	2	
APB2	ADC1 ⁽²⁾	5.5	5	3.5	4	μA/MHz (f _{HCLK})
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
	TIM21	7.5	6	5	5.5	
	TIM22	7	6	5	6	
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	

Table 41. Low-power mode wakeup timings (continued)

Symbol	Parameter	Conditions	Typ	Max	Unit
t _{WUSTOP}	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{MSI} = 4.2 MHz	5.0	8	μs
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11	
	Wakeup from Stop mode, regulator in low-power mode	f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5.0	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5.0	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5.0	8	
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.3	13	
		f _{HCLK} = f _{MSI} = 1.05 MHz	13	23	
		f _{HCLK} = f _{MSI} = 524 kHz	28	38	
		f _{HCLK} = f _{MSI} = 262 kHz	51	65	
		f _{HCLK} = f _{MSI} = 131 kHz	100	120	
		f _{HCLK} = MSI = 65 kHz	190	260	
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11	
		Wakeup from Stop mode, regulator in low-power mode, code running from RAM	f _{HCLK} = f _{HSI} = 16 MHz	4.9	
f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9		10		
f _{HCLK} = f _{MSI} = 4.2 MHz	4.7		8		
t _{WUSTDBY}	Wakeup from Standby mode, FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	65	130	μs
	Wakeup from Standby mode, FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.2	3	ms

Figure 27. Recommended NRST pin protection



1. The reset network protects the device against parasitic resets.
2. The external capacitor must be placed as close as possible to the device.
3. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in [Table 62](#). Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [Table 63](#) are derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in [Table 25: General operating conditions](#).

Note: *It is recommended to perform a calibration after each power-up.*

Table 63. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage for ADC ON	Fast channel	1.65	-	3.6	V
		Standard channel	1.75 ⁽¹⁾	-	3.6	
$I_{DDA(ADC)}$	Current consumption of the ADC on V_{DDA} and V_{REF+}	1.14 Msps	-	200	-	μA
		10 ksps	-	40	-	
	Current consumption of the ADC on V_{DD} ⁽²⁾	1.14 Msps	-	70	-	
		10 ksps	-	1	-	
f_{ADC}	ADC clock frequency	Voltage scaling Range 1	0.14	-	16	MHz
		Voltage scaling Range 2	0.14	-	8	
		Voltage scaling Range 3	0.14	-	4	
f_S ⁽³⁾	Sampling rate	12-bit resolution	0.01	-	1.14	MHz
f_{TRIG} ⁽³⁾	External trigger frequency	$f_{ADC} = 16$ MHz, 12-bit resolution	-	-	941	kHz
		-	-	-	17	$1/f_{ADC}$
V_{AIN}	Conversion voltage range	-	0	-	-	V
R_{AIN} ⁽³⁾	External input impedance	See Equation 1 and Table 64 for details	-	-	50	k Ω

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 78. USB startup time

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USB transceiver startup time	1	μs


1. Guaranteed by design.

Table 79. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input levels					
V_{DD}	USB operating voltage	-	3.0	3.6	V
$V_{DI}^{(2)}$	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-	V
$V_{CM}^{(2)}$	Differential common mode range	Includes V_{DI} range	0.8	2.5	
$V_{SE}^{(2)}$	Single ended receiver threshold	-	1.3	2.0	
Output levels					
$V_{OL}^{(3)}$	Static output level low	R_L of 1.5 k Ω to 3.6 V ⁽⁴⁾	-	0.3	V
$V_{OH}^{(3)}$	Static output level high	R_L of 15 k Ω to $V_{SS}^{(4)}$	2.8	3.6	


1. All the voltages are measured from the local ground potential.
2. Guaranteed by characterization results.
3. Guaranteed by test in production.
4. R_L is the load connected on the USB drivers.

Figure 38. USB timings: definition of data signal rise and fall time



7.2 TFBGA64 package information

Figure 42. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 82. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.200	-	-	0.0472
A1	0.150	-	-	0.0059	-	-
A2	-	0.200	-	-	0.0079	-
A4	-	-	0.600	-	-	0.0236
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	-	3.500	-	-	0.1378	-
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	-	3.500	-	-	0.1378	-
e	-	0.500	-	-	0.0197	-
F	-	0.750	-	-	0.0295	-

Table 85. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
F	-	0.305 ⁽³⁾	-	-	0.012	-
G	-	0.440 ⁽³⁾	-	-	0.017	-
aaa	-	-	0.100	-	-	0.004
bbb	-	-	0.100	-	-	0.004
ccc	-	-	0.100	-	-	0.004
ddd	-	-	0.050	-	-	0.002
eee	-	-	0.050	-	-	0.002

1. Values in inches are converted from mm and rounded to the 3rd decimal place.
2. Nominal dimension rounded to the 3rd decimal place results from process capability.
3. Calculated dimensions are rounded to the 3rd decimal place.

Figure 49. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale recommended footprint





Table 86. Standard WLCSP36 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
D_{pad}	260 μm max. (circular) 220 μm recommended
D_{sm}	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

7.7 UFQFPN32 package information

Figure 56. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline



1. Drawing is not to scale.

Table 93. Document revision history (continued)

Date	Revision	Changes
11-Mar-2016	6	<p>Updated number of SPIs on cover page and in Table 2: Ultra-low-power STM32L052x6/x8 device features and peripheral counts.</p> <p>Changed minimum comparator supply voltage to 1.65 V on cover page.</p> <p>Added number of fast and standard channels in Section 3.11: Analog-to-digital converter (ADC).</p> <p>Updated Section 3.18.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.18.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces.</p> <p>Added baudrate allowing to wake up the MCU from Stop mode in Section 3.18.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.18.3: Low-power universal asynchronous receiver transmitter (LPUART).</p> <p>In Section 6: Electrical characteristics, updated notes related to values guaranteed by characterization.</p> <p>Updated Table 58: I/O current injection susceptibility.</p> <p>Updated Figure 6: STM32L052x6/8 WLCSP36 ballout, Figure 8: STM32L052x6/8 UFQFPN32 pinout removing grey PA11, PA12 pins and removing note 2.</p> <p>Updated Table 55: EMI characteristics.</p> <p>Changed temperature condition in Table 8: Internal voltage reference measured values and Table 27: Embedded internal reference voltage calibration values.</p> <p>Section 6.3.15: 12-bit ADC characteristics:</p> <ul style="list-style-type: none"> – Table 63: ADC characteristics: <ul style="list-style-type: none"> Distinction made between V_{DDA} for fast and standard channels; added note 1 Added note 4 related to R_{ADC}. Updated f_{TRIG}. Updated t_S and t_{CONV}. – Updated equation 1 description. – Updated Table 64: RAIN max for $f_{ADC} = 16$ MHz for $f_{ADC} = 16$ MHz and distinction made between fast and standard channels. <p>Updated R_O and added Note 2 in Table 66: DAC characteristics.</p> <p>Added Table 73: USART/LPUART characteristics.</p> <p>Updated Figure 47: LQFP48 marking example (package top view).</p>