



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l052c8t6d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Peripheral	STM32L0 52T6	STM32 L052K6	STM32 L052C6	STM32 L052R6	STM32L 052T8	STM32 L052K8	STM32 L052C8	STM32 L052R8
Operating temperatures			Ambient Junction	temperatu temperatu	re: –40 to + re: –40 to +	-125 °C -130 °C		
Packages	WLCSP 36	LQFP32, UFQFPN 32	LQFP48	LQFP64 TFBGA 64	WLCSP 36	LQFP32, UFQFPN 32	LQFP48	LQFP64 TFBGA 64

### Table 2. Ultra-low-power STM32L052x6/x8 device features and peripheral counts (continued)

1. 2 SPI interfaces are USARTs operating in SPI master mode.

2. LQFP32 has two GPIOs, less than UFQFPN32 (27).

3. TFBGA64 has one GPIO, one ADC input and one capacitive sensing channel less than LQFP64.



### • Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5  $\mu$ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

### • Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

### Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60  $\mu$ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

*Note:* The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.



## 4 Pin descriptions



1. The above figure shows the package top view.

2. I/O pin supplied by VDD\_USB.



		Pin Nu	ımber								
LQFP32	UFQFN32	WLCSP36 <sup>(1)</sup>	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	E2	21	29	G7	PB10	I/O	FT	-	TIM2_CH3, TSC_SYNC, LPUART1_TX, SPI2_SCK, I2C2_SCL	-
-	-	D2	22	30	H7	PB11	I/O	FT	-	EVENTOUT, TIM2_CH4, TSC_G6_IO1, LPUART1_RX, I2C2_SDA	-
16	-	-	23	31	D6	VSS	S	-	-	-	-
17	17	F1	24	32	E5	VDD	S	-	-	-	-
-	-	-	25	33	H8	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, LPUART1_RTS_DE, TSC_G6_IO2, I2C2_SMBA, EVENTOUT	-
-	-	-	26	34	G8	PB13	I/O	FTf	-	SPI2_SCK/I2S2_CK, TSC_G6_IO3, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
-	-	-	27	35	F8	PB14	I/O	FTf	-	SPI2_MISO/I 2S2_MCK, RTC_OUT, TSC_G6_IO4, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2	-
-	-	-	28	36	F7	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD, RTC_REFIN_	-
-	-	-	-	37	F6	PC6	I/O	FT	-	TIM22_CH1, TSC_G8_IO1	-
-	-	-	-	38	E7	PC7	I/O	FT	-	TIM22_CH2, TSC_G8_IO2	-
-	-	-	-	39	E8	PC8	I/O	FT	-	TIM22_ETR, TSC_G8_IO3	-

Table 16. STM32L052x6/8 pin definitions (continued)



		Pin Nu	umber								
LQFP32	UFQFN32	WLCSP36 <sup>(1)</sup>	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	54	B5	PD2	I/O	FT	-	LPUART1_RTS_DE	-
26	26	В3	39	55	A5	PB3	I/O	FT	-	SPI1_SCK, TIM2_CH2, TSC_G5I_O1, EVENTOUT	COMP2_INN
27	27	A3	40	56	A4	PB4	I/O	FT	-	SPI1_MISO, EVENTOUT, TSC_G5_IO2, TIM22_CH1	COMP2_INP
28	28	C4	41	57	C4	PB5	I/O	FT	-	SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM22_CH2	COMP2_INP
29	29	B4	42	58	D3	PB6	I/O	FTf	-	USART1_TX, I2C1_SCL, LPTIM1_ETR, TSC_G5_IO3	COMP2_INP
30	30	A4	43	59	C3	PB7	I/O	FTf	-	USART1_RX, I2C1_SDA, LPTIM1_IN2, TSC_G5_IO4	Comp2_inp, PVD_in
31	31	C5	44	60	B4	BOOT0	В	-	-	-	-
-	32	B5	45	61	B3	PB8	I/O	FTf	-	TSC_SYNC, I2C1_SCL	-
-	-	-	46	62	A3	PB9	I/O	FTf	-	EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_WS	-
32	-	D6	47	63	D4	VSS	S	-	-	-	-
1	1	A5	48	64	E4	VDD	S	-	-	-	-

Table 16. STM32L052x6/8 pin definitions (continued)

1. PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as output and driven Low, even if they are not available on this package.

2. PA4 offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.

3. These pins are powered by VDD\_USB. For all characteristics that refer to  $V_{DD}$ ,  $V_{DD_USB}$  must be used instead.



Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit	
			Range 3.	1 MHz	135	170		
			V <sub>CORE</sub> =1.2 V,	2 MHz	240	270	μA	
			$\begin{array}{c cccc} \mbox{Figure 1} \m$	480				
		f <sub>HSE</sub> = f <sub>HCLK</sub> up to 16	Range 2	4 MHz	0.52	0.6		
		MHz included,	V <sub>CORE</sub> =1.5 ,V,	8 MHz	1	1.2		
	16 MHz (PLL ON) <sup>(2)</sup>	VOS[1:0]=10	16 MHz	2	2.3			
	Supply ourront in		Range 1.	8 MHz	1.25	1.4	ШA	
I <sub>DD</sub> (Run	Run mode, code		V <sub>CORE</sub> =1.8 V,	16 MHz	2.45	2.8		
from RAM)	executed from		VOS[1:0]=01	32 MHz	5.1	5.4		
	switched off		Range 3.	65 kHz	/Hz         2.45           /Hz         5.1           (Hz         34.5           kHz         83	75		
		MSI clock	V <sub>CORE</sub> =1.2 V,	524 kHz	83	120	μA	
			VOS[1:0]=11	4.2 MHz	485	540		
		HSI16 clock source	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3		
		(16 MHz)	Clock Source         Control           16 MHz)         Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01         32	32 MHz	5.1	5.6	mA	

Table 31.	Current consu	umption in Run	mode. code w	ith data proce	essina runnin	a from RAM
14810 011				in adda pieee		9

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 32. Current consumption in Run mode vs code type,
code with data processing running from RAM <sup>(1)</sup>

Symbol	Parameter		Conditions		f <sub>HCLK</sub>	Тур	Unit
				Dhrystone		450	
			Range 3,	CoreMark	л MH <del>-</del>	575	
	Supply current in	f = f un to	VOS[1:0]=11	Fibonacci	4 WII 12	370	μΛ
I <sub>DD</sub> (Run from	Run mode, code	16 MHz included,	ucluded, while(1)		340		
RAM)	RAM) RAM, Flash	$f_{HSE} = f_{HCLK}/2$ above		Dhrystone		5.1	
switched off		Range 1,	CoreMark	22 M⊔-	6.25		
			VOS[1:0]=01	Fibonacci		4.4	ШA
				while(1)		4.7	

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).



# Figure 16. I<sub>DD</sub> vs V<sub>DD</sub>, at T<sub>A</sub>= 25/55/ 85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS



Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
			MSI clock = 65 kHz, f <sub>HCLK</sub> = 32 kHz, Flash OFF	$T_{A} = -40$ to 25°C	4.7 <sup>(2)</sup>	-	
			$T_{A} = -40$ to 25°C	17	23		
			MSI clock = 65 kHz,	T <sub>A</sub> = 85 °C	19.5	63	
			Flash ON	T <sub>A</sub> = 105 °C	23	69	
			T <sub>A</sub> = 125 °C	32.5	90		
	Supply	All peripherals		$T_{A} = -40$ to 25°C	17	23	
(LP Sleep)	I <sub>DD</sub> Supply current in P Sleep) Low-power sleep mode All peripherals OFF, V <sub>DD</sub> from 1.65 to 3.6 V	MSI clock =65 kHz,	T <sub>A</sub> = 85 °C	20	63	μA	
	sleep mode	1.05 to 3.0 V	Flash ON	T <sub>A</sub> = 105 °C	23.5	69	
				T <sub>A</sub> = 125 °C	32.5	90	
				$T_{A} = -40$ to 25°C	19.5	36	
			MSI clock = 131 kHz	T <sub>A</sub> = 55 °C	20.5	64	
		$f_{HCLK} = 131 \text{ kHz},$	T <sub>A</sub> = 85 °C	22.5	66		
			Flash ON	T <sub>A</sub> = 105 °C	26	72	
1				T <sub>A</sub> = 125 °C	35	95	

Table 35.	Current	consum	ption in	Low-	power	sleep	mode
	ouncil	consum				JICCP	mouc

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. As the CPU is in Sleep mode, the difference between the current consumption with Flash ON and OFF (nearly 12  $\mu$ A) is the same whatever the clock frequency.



Cumhal	Derinherel	Typical consum	L lucit	
Symbol	Peripheral	V <sub>DD</sub> =1.8 V	V <sub>DD</sub> =3.0 V	
I <sub>DD(PVD / BOR)</sub>	-	0.7	1.2	
I <sub>REFINT</sub>	-	-	1.4	
-	LSE Low drive <sup>(2)</sup>	0,1	0,1	
-	LPTIM1, Input 100 Hz	0,01	0,01	μΑ
-	LPTIM1, Input 1 MHz	6	6	
-	LPUART1	0,2	0,2	
-	RTC	0,3	0,48	

	Table 40.	Peripheral	current	consumption	in Sto	p and	Standby	mode <sup>(1</sup>
--	-----------	------------	---------	-------------	--------	-------	---------	--------------------

1. LPTIM peripheral cannot operate in Standby mode.

2. LSE Low drive consumption is the difference between an external clock on OSC32\_IN and a quartz between OSC32\_IN and OSC32\_OUT.-

### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 25*.

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	7	8	
t <sub>WUSLEEP_LP</sub>	Wakeup from Low-power sleep mode, f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash memory enabled	7	8	Number of clock
		f <sub>HCLK</sub> = 262 kHz Flash memory switched OFF	9	10	cycles

Table 41.	Low-power	mode	wakeup	timinas
	Low-power	mouc	wancup	, unning 3



### Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 25*.

Symbol	Parameter Conditions		Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	v
t <sub>w(LSE)</sub> t <sub>w(LSE)</sub>	OSC32_IN high or low time		465	-	-	ne
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time		-	-	10	115
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle	-	45	-	55	%
١L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

Table 43. Low-speed external user clock characteristics<sup>(1)</sup>

1. Guaranteed by design, not tested in production







### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 45*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(2)</sup>		Тур	Max	Unit	
f <sub>LSE</sub>	LSE oscillator frequency		-	32.768	-	kHz	
G <sub>m</sub> Ma trai		LSEDRV[1:0]=00 lower driving capability			0.5		
	Maximum critical crystal transconductance	LSEDRV[1:0]= 01 medium low driving capability	-	-	0.75		
		LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7		
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7		
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	S	

	Table 45. LS	E oscillator	characteristics <sup>(1)</sup>
--	--------------	--------------	--------------------------------

1. Guaranteed by design.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. Guaranteed by characterization results. t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

## *Note:* For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.





Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.





Figure 27. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- 3. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in *Table 62*. Otherwise the reset will not be taken into account by the device.

### 6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 63* are derived from tests performed under ambient temperature, f<sub>PCLK</sub> frequency and V<sub>DDA</sub> supply voltage conditions summarized in *Table 25: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
M	Analog supply voltage for	Fast channel	1.65	-	3.6	Ň	
V DDA	ADC ON	Standard channel	1.75 <sup>(1)</sup>	-	3.6	v	
	Current consumption of the	1.14 Msps	-	200	-		
1	ADC on $V_{DDA}$ and $V_{REF+}$	10 ksps	-	40	-		
DDA (ADC)	Current consumption of the	1.14 Msps	-	70	-	μΑ	
	ADC on V <sub>DD</sub> <sup>(2)</sup>	10 ksps	-	1	-		
	ADC clock frequency	Voltage scaling Range 1	0.14	-	16		
f <sub>ADC</sub>		Voltage scaling Range 2	0.14	-	8	MHz	
		Voltage scaling Range 3	0.14	-	4		
f <sub>S</sub> <sup>(3)</sup>	Sampling rate	12-bit resolution	0.01	-	1.14	MHz	
f <sub>TRIG</sub> <sup>(3)</sup>	External trigger frequency	f <sub>ADC</sub> = 16 MHz, 12-bit resolution	-	-	941	kHz	
		-	-	-	17	1/f <sub>ADC</sub>	
V <sub>AIN</sub>	Conversion voltage range	-	0	-		V	
R <sub>AIN</sub> <sup>(3)</sup>	External input impedance	See <i>Equation 1</i> and <i>Table 64</i> for details	-	-	50	kΩ	



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t <sub>SETTLING</sub>	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L$ ≤ 50 pF, $R_L$ ≥ 5 kΩ	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps
twakeup	Wakeup time from off state (setting the ENx bit in the DAC Control register) <sup>(9)</sup>	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V <sub>DDA</sub> supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

Table 66. DAC characteristics (continued)

1. Guaranteed by characterization results.

2. Guaranteed by design, not tested in production.

3. Connected between DAC\_OUT and V<sub>SSA</sub>.

4. Difference between two consecutive codes - 1 LSB.

5. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

6. Difference between the value measured at Code (0x800) and the ideal value =  $V_{REF+}/2$ .

7. Difference between the value measured at Code (0x001) and the ideal value.

- 8. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and ( $V_{DDA} 0.2$ ) V when buffer is ON.
- 9. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).





1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.





Figure 33. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}.}$ 



	Driver characteristics <sup>(1)</sup>						
Symbol	Parameter	Conditions	Min	Max	Unit		
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns		
t <sub>f</sub>	Fall Time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns		
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%		
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V		

### Table 80. USB: full speed electrical characteristics

1. Guaranteed by design.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).



## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status *are available at www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 LQFP64 package information



Figure 39. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.



### **Device marking for LQFP64**

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



## 7.5 Thin WLCSP36 package information



## Figure 51. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.

2. b dimensions is measured at the maximum bump diameter parallel to primary datum Z.

3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

4. Bump position designation per JESD 95-1, SPP-010.



### 7.8 Thermal characteristics

The maximum chip-junction temperature,  $T_{\rm J}$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$ 

Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in ° C/W,
- P<sub>D</sub> max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (P<sub>D</sub> max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $P_{I/O}$  max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual V\_{OL} / I\_{OL} and V\_{OH} / I\_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	61	
Θ <sub>JA</sub>	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient Standard WLCSP36 - 0.4 mm pitch	63	
	Thermal resistance junction-ambient Thin WLCSP36 - 0.4 mm pitch	59	°C/W
	<b>Thermal resistance junction-ambient</b> LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	
	<b>Thermal resistance junction-ambient</b> LQFP32 - 7 x 7 mm / 0.8 mm pitch	57	
	Thermal resistance junction-ambient UFQFPN32 - 5 x 5 mm / 0.5 mm pitch	38	

Table 91.	Thermal	characteristics





Figure 59. Thermal resistance

### 7.8.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



Extended operating temperature range to 125 °C. Updated minimum ADC operating voltage to 1.65 V. Changed number of I2S interface from 1 to 0 in <i>Table 2: Ultra-low</i> <i>power STM32L052x6/x8 device features and peripheral counts</i> . Replaced USART3 by LPUART1 in <i>Table 16: STM32L052x6/8 pir</i>	Date	Revision	Changes
<ul> <li>definitions and LPUART by LPUART1 in Table 17: Alternate function port A, Table 18: Alternate function port D and Table 19: Alternate function port H. Updated PA6 in Table 17: Alternate function port H. Updated PA6 in Table 17: Alternate function port H. Updated PA6 in Table 17: Alternate function port H. Updated PA6 in Table 17: Alternate function port H. Updated PD, T<sub>A and</sub> T<sub>J</sub> to add range 3 in Table 53: Flash memory and data EEPROM endurance and retention, Table 92: STM32L052x6/8 ordering information scheme. Update note 1 in Table 29: Current consumption in Run mode, code with data processing running from Flash, Table 31: Current consumption in Run mode, code with data processing running from RAM, Table 33: Current consumption in S mode, Table 34: Current consumption in Low-power run mode, Table 34: Current consumption in Low-power run mode, Table 34: Current consumptions in Standby mode and Table 41: Low-power mode wakeup timings. Updated Figure 50: Theranar resistance and removed note 1. Updated Figure 66: IDVDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OF Updated Table 37: Typical and maximum current consumption in Stop. WDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OF Updated Table 37: Typical and maximum current consumption in Stop and Sta mode.</li> <li>Updated Table 37: Typical and maximum current consumption in Stop and Sta mode and Table 41: Low-power run mode. Code run from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 17: vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OF Updated Table 37: Typical and maximum current consumption in stop and Sta mode and Table 43: Low-speed external user clock characteristic: Updated Table 40: Peripheral current consumption in or Step mode.</li> <li>Updated Table 40: Peripheral current consumption in Stop and Sta mode and Table 47: HSI48 oscillator characteristics.</li> <li>Updated V<sub>F(NRST)</sub> and V<sub>NF(NRST)</sub> in Table 62: NRST pin character Updated Tab</li></ul>	Date	Revision 4 4	Changes         Extended operating temperature range to 125 °C.         Updated minimum ADC operating voltage to 1.65 V.         Changed number of 12S interface from 1 to 0 in Table 2: Ultra-low-power STM32L052x6/x8 device features and peripheral counts.         Replaced USART3 by LPUART1 in Table 16: STM32L052x6/8 pin         definitions and LPUART by LPUART1 in Table 17: Alternate function port A, Table 18: Alternate function port B, Table 19: Alternate function port A.         Dydated PA6 in Table 17: Alternate function port A.         Updated temperature range in Section 1: Description, Table 2: Ultra-low-power STM32L052x6/x8 device features and peripheral counts.         Updated Pp_o, T <sub>A</sub> and T <sub>J</sub> to add range 3 in Table 25: General operating conditions. Added range 3 in Table 53: Flash memory and data         EPROM endurance and retention, Table 92: STM32L052x6/8         ordering information scheme. Update note 1 in Table 29: Current         consumption in Run mode, code with data processing running from Flash, Table 31: Current consumption in Low-power run mode, Table 34: Current consumption in Low-power run mode, Table 34: Current consumptions in Stop mode, Table 35:         Typical and maximum current consumptions in Standby mode and Table 41: Low-power mode wakeup timings. Updated Figure 59:         Thermal resistance and removed note 1. Updated Figure 59:         Thermal resistance and removed note 1. Updated Figure 16: IDD vs VDD, at

