

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	27
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l052k8u6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		3.17.5	Independent watchdog (IWDG) 34
		3.17.6	Window watchdog (WWDG) 34
	3.18	Comm	unication interfaces
		3.18.1	I2C bus
		3.18.2	Universal synchronous/asynchronous receiver transmitter (USART)35
		3.18.3	Low-power universal asynchronous receiver transmitter (LPUART) 36
		3.18.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)
		3.18.5	Universal serial bus (USB)
	3.19	Clock r	ecovery system (CRS)
	3.20	Cyclic	redundancy check (CRC) calculation unit
	3.21	Serial	wire debug port (SW-DP) 37
4	Pin d	lescript	ions
5	Mom	0 M (100 0)	
Ð	wiem	ory ma	pping
6	Elect	trical ch	aracteristics
	6.1	Param	eter conditions
		6.1.1	Minimum and maximum values53
		6.1.2	Typical values
		6.1.3	Typical curves
		6.1.4	Loading capacitor
		6.1.5	Pin input voltage
		6.1.6	Power supply scheme
		6.1.7	Current consumption measurement
	6.2	Absolu	te maximum ratings 55
	6.3	Operat	ing conditions
		6.3.1	General operating conditions
		6.3.2	Embedded reset and power control block characteristics
		6.3.3	Embedded internal reference voltage60
		6.3.4	Supply current characteristics61
		6.3.5	Wakeup time from low-power mode72
		6.3.6	External clock source characteristics
		6.3.7	Internal clock source characteristics
		6.3.8	PLL characteristics
		6.3.9	Memory characteristics
		6.3.10	EMC characteristics



2.1 Device overview

Table 2 Illtra-low-	power STM32L052x6/x	8 dovico fosturos and	norinhoral counts
	DOMEL OLIMISTEDSTVOLV	o device realures and	periprierar counts

Peripheral		STM32L0 52T6	STM32 L052K6	STM32 L052C6	STM32 L052R6	STM32L 052T8	STM32 L052K8	STM32 L052C8	STM32 L052R8
Flash (Kbyte	es)		32	2			6	4	
Data EEPRC	M (Kbytes)		2					2	
RAM (Kbyte	s)		8				8	3	
	General- purpose		3				3	3	
Timers	Basic		1					1	
	LPTIMER		1				ŕ	1	
	ICK/IWDG/ VDG		1/1/	1/1			1/1/	/1/1	
	SPI/I2S	3(2) ⁽¹⁾ /0	3(2) ⁽¹⁾ /0	4(2) ⁽¹⁾ /1	3(2) ⁽¹⁾ /0	3(2)	⁽¹⁾ /0	4(2)	⁽¹⁾ /1
	l ² C	2	1		2	2	1	:	2
Communic ation	USART		2				2		
interfaces	LPUART	1	0	1		1 0		1	
	USB/ (VDD_USB)	1/	(0)	1/(1)		1/(0)		1/(1)	
GPIOs		29	27 ⁽²⁾	37	51 ⁽³⁾	29	27 ⁽²⁾	37	51 ⁽³⁾
Clocks: HSE/LSE/HS	SI/MSI/LSI	0/1/1/1/1	0/1/1/1/1	1/1/1/1/1	1/1/1/1/1	0/1/1/1/1	0/1/1/1/1	1/1/1/1/1	1/1/1/1/1
12-bit synchronized ADC Number of channels		1 10	1 10	1 10	1 16 ⁽³⁾	1 10	1 10	1 10	1 16 ⁽³⁾
12-bit DAC Number of channels			1			1			
Comparators					2	2			
Capacitive s channels	Capacitive sensing channels		4	17	24 ⁽³⁾	14		17	24 ⁽³⁾
Max. CPU fr	equency	32 MHz							
Operating v	oltage		1.8 V to 3.		to 1.65 V a to 3.6 V wi		wn) with BC option	OR option	



• Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

• Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 μ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.



	Functionalities depending on the operating power supply range							
Operating power supply range	DAC and ADC operation Dynamic voltage scaling range		I/O operation	USB				
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3	Degraded speed performance	Not functional				
V _{DD} = 1.71 to 1.8 V ⁽¹⁾	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance	Functional ⁽²⁾				
V_{DD} = 1.8 to 2.0 V ⁽¹⁾	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Degraded speed performance	Functional ⁽²⁾				
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional ⁽²⁾				
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional ⁽²⁾				

Table 0 Friedlandlities			
Table 3. Functionalities	aepenaing or	1 the operating	power supply range

CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5
µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2
MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

2. To be USB compliant from the I/O voltage standpoint, the minimum $V_{\text{DD_USB}}$ is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3



3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USB, USARTS, LPUART, LPTIMER or comparator events.



3.17.1 General-purpose timers (TIM2, TIM21 and TIM22)

There are three synchronizable general-purpose timers embedded in the STM32L052x6/8 devices (see *Table 10* for differences).

TIM2

TIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2 general-purpose timers can work together or with the TIM21 and TIM22 generalpurpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.17.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.17.3 Basic timer (TIM6)

This timer can be used as a generic 16-bit timebase. It is mainly used for DAC trigger generation.



Pin Number											
LQFP32	UFQFN32	WLCSP36 ⁽¹⁾	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
9	9	F5	13	17	G3	PA3	I/O	FT	-	TIM21_CH2, TIM2_CH4, TSC_G1_IO4, USART2_RX	COMP2_INP, ADC_IN3
-	-	-	-	18	C2	VSS	S	-	-	-	-
-	-	-	-	19	D2	VDD	S	-	-	-	-
10	10	E4	14	20	H3	PA4	I/O	тс	(2)	SPI1_NSS, TSC_G2_IO1, USART2_CK, TIM22_ETR	COMP1_INM4 , COMP2_INM4 , ADC_IN4, DAC_OUT
11	11	F4	15	21	F4	PA5	I/O	тс	-	SPI1_SCK, TIM2_ETR, TSC_G2_IO2, TIM2_CH1	COMP1_INM5 , COMP2_INM5 , ADC_IN5
12	12	E3	16	22	G4	PA6	I/O	FT	-	SPI1_MISO, TSC_G2_IO3, LPUART1_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT	ADC_IN6
13	13	F3	17	23	H4	PA7	I/O	FT	-	SPI1_MOSI, TSC_G2_IO4, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7
-	-	-	-	24	H5	PC4	I/O	FT	-	EVENTOUT, LPUART1_TX	ADC_IN14
-	-	-	-	25	H6	PC5	I/O	FT	-	LPUART1_RX, TSC_G3_IO1	ADC_IN15
14	14	D3	18	26	F5	PB0	I/O	FT	-	EVENTOUT, TSC_G3_IO2	ADC_IN8, VREF_OUT
15	15	C3	19	27	G5	PB1	I/O	FT	-	TSC_G3_IO3, LPUART1_RTS_DE	ADC_IN9, VREF_OUT
-	16	F2	20	28	G6	PB2	I/O	FT	-	LPTIM1_OUT, TSC_G3_IO4	-

Table 16. STM32L052x6/8 pin definitions (continued)



		Pin Nı	umber								
LQFP32	UFQFN32	WLCSP36 ⁽¹⁾	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	E2	21	29	G7	PB10	I/O	FT	-	TIM2_CH3, TSC_SYNC, LPUART1_TX, SPI2_SCK, I2C2_SCL	-
-	-	D2	22	30	H7	PB11	I/O	FT	-	EVENTOUT, TIM2_CH4, TSC_G6_IO1, LPUART1_RX, I2C2_SDA	-
16	-	-	23	31	D6	VSS	S	-	-	-	-
17	17	F1	24	32	E5	VDD	S	-	-	-	-
-	-	-	25	33	H8	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, LPUART1_RTS_DE, TSC_G6_IO2, I2C2_SMBA, EVENTOUT	-
-	-	-	26	34	G8	PB13	I/O	FTf	-	SPI2_SCK/I2S2_CK, TSC_G6_IO3, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
-	-	-	27	35	F8	PB14	I/O	FTf	-	SPI2_MISO/I 2S2_MCK, RTC_OUT, TSC_G6_IO4, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2	-
-	-	-	28	36	F7	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD, RTC_REFIN	-
-	-	-	-	37	F6	PC6	I/O	FT	-	TIM22_CH1, TSC_G8_IO1	-
-	-	-	-	38	E7	PC7	I/O	FT	-	TIM22_CH2, TSC_G8_IO2	-
-	-	-	-	39	E8	PC8	I/O	FT	-	TIM22_ETR, TSC_G8_IO3	-

Table 16. STM32L052x6/8 pin definitions (continued)



ה		Table 20. Alter	nate function port D
	Po		AF0
	PC	Jri -	LPUART1
	Port D	PD2	LPUART1_RTS_DE

Table 21. A	Alternate	function	port H
-------------	-----------	----------	--------

В	ort	AF0
E.		USB
Port H	PH0	USB_CRS_SYNC
roitti	PH1	-

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
M	PVD threshold 6	Falling edge	2.97	3.05	3.09	V
V _{PVD6}		Rising edge	3.08	3.15	3.20	v
	V _{hyst} Hysteresis voltage	BOR0 threshold	-	40	-	
V _{hyst}		All BOR and PVD thresholds excepting BOR0	-	100	-	mV

Table 26. Embedded reset and power control block characteristics (continued)

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 28* are based on characterization results, unless otherwise specified.

Table 27. Embedde	d internal reference voltage calibration valu	ies

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} ⁽²⁾	Internal reference voltage	– 40 °C < T _J < +125 °C	1.202	1.224	1.242	V
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V_{REFINT} value ⁽³⁾	Including uncertainties due to ADC and V _{DDA} /V _{REF+} values	-	-	±5	mV
T _{Coeff} ⁽⁴⁾	Temperature coefficient	–40 °C < T _J < +125 °C	-	25	100	ppm/°C
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} ⁽⁴⁾⁽⁵⁾	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} ⁽⁴⁾	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μA
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	-	-	50	pF

Table 28. Embedded internal reference voltage⁽¹⁾



Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit			
		$T_A = -40$ to 25°C	0.41	1				
		T _A = 55°C	0.63	2.1				
I _{DD} (Stop)	Supply current in Stop mode	T _A = 85°C	1.7	4.5	μA			
		T _A = 105°C	4	9.6				
		T _A = 125°C	11	24 ⁽²⁾				

 Table 36. Typical and maximum current consumptions in Stop mode

1. Guaranteed by characterization results at 125 $^\circ\text{C},$ unless otherwise specified.

2. Guaranteed by test in production.

Figure 17. I_{DD} vs V_{DD}, at T_A= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive





Figure 18. I_{DD} vs V_{DD} , at T_A = 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF





On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked OFF
 - with only one peripheral clocked on

Table 39. Peripheral current consumption in Run or Sleep mode⁽¹⁾

		Typical	consumption, V		25 °C	
Per	ipheral	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	CRS	2.5	2	2	2	
	DAC1	4	3.5	3	2.5	
	I2C1	11	9.5	7.5	9	
	I2C2	4	3.5	3	2.5	
	LPTIM1	10	8.5	6.5	8	
APB1	LPUART1	8	6.5	5.5	6	µA/MHz
AFDI	SPI2	9	4.5	3.5	4	(f _{HCLK})
	USB	8.5	4.5	4	4.5	
	USART2	14.5	12	9.5	11	
	TIM2	10.5	8.5	7	9	
	TIM6	3.5	3	2.5	2	
	WWDG	3	2	2	2	
	ADC1 ⁽²⁾	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
APB2	TIM21	7.5	6	5	5.5	µA/MHz
AFBZ	TIM22	7	6	5	6	(f _{HCLK})
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	

Symbol	Parameter	Conditions	Тур	Max	Unit
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.0	8	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11	
twustop		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5.0	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5.0	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5.0	8	
	Wakeup from Stop mode, regulator in low- power mode	f _{HCLK} = f _{MSI} = 2.1 MHz	7.3	13	
		f _{HCLK} = f _{MSI} = 1.05 MHz	13	23	μs
		f _{HCLK} = f _{MSI} = 524 kHz	28	38	
		f _{HCLK} = f _{MSI} = 262 kHz	51	65	
		f _{HCLK} = f _{MSI} = 131 kHz	100	120	
		f _{HCLK} = MSI = 65 kHz	190	260	
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11	
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9	10	
		f _{HCLK} = f _{MSI} = 4.2 MHz	4.7	8	
+	Wakeup from Standby mode, FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	65	130	μs
twustdby	Wakeup from Standby mode, FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.2	3	ms

Table 41. Low-power mode wakeup timings (continued)



6.3.6 External clock source characteristics


High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 19*.

Parameter	Conditions	Min	Тур	Мах	Unit
User external clock source	CSS is ON or PLL is used	1	8	32	MHz
frequency	CSS is OFF, PLL not used	0	8	32	MHz
OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V _{DD}	V
OSC_IN input pin low level voltage		V _{SS}	-	$0.3V_{DD}$	v
OSC_IN high or low time		12	-	-	ns
OSC_IN rise or fall time	-	-	-	20	115
OSC_IN input capacitance		-	2.6	-	pF
Duty cycle		45	-	55	%
OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA
	User external clock source frequency OSC_IN input pin high level voltage OSC_IN input pin low level voltage OSC_IN high or low time OSC_IN rise or fall time OSC_IN input capacitance Duty cycle	User external clock source frequency CSS is ON or PLL is used CSS is OFF, PLL not used OSC_IN input pin high level voltage OSC_IN input pin low level voltage OSC_IN high or low time OSC_IN rise or fall time OSC_IN input capacitance Duty cycle	User external clock source frequencyCSS is ON or PLL is used1CSS is OFF, PLL not used0OSC_IN input pin high level voltage0.7V_DDOSC_IN input pin low level voltageVSSOSC_IN high or low time12OSC_IN rise or fall time-OSC_IN input capacitance-Duty cycle45	User external clock source frequencyCSS is ON or PLL is used18CSS is OFF, PLL not used08OSC_IN input pin high level voltage OSC_IN niput pin low level voltage0.7V_DD-OSC_IN high or low time-12-OSC_IN rise or fall timeOSC_IN input capacitance-2.6Duty cycle-45-	User external clock source frequencyCSS is ON or PLL is used1832CSS is OFF, PLL not used0832OSC_IN input pin high level voltage OSC_IN input pin low level voltage0.7V_DD-V_DDOSC_IN high or low time-12-0.3V_DDOSC_IN rise or fall time20-OSC_IN input capacitance-45-55

Table 42. High-speed external user clock characteristics ⁽¹⁾	Table 42	. Hiah-speed	external use	r clock charac	teristics ⁽¹⁾
---	----------	--------------	--------------	----------------	--------------------------

1. Guaranteed by design.







Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

			Monitored		Max vs. f _{osc} /f _{CPU}				
Symbol	Parameter	Conditions	frequency band	8 MHz/ 4 MHz	8 MHz/ 16 MHz	8 MHz/ 32 MHz	Unit		
		$V_{DD} = 3.6 V,$ T _A = 25 °C.	V _{DD} = 3.6 V,	0.1 to 30 MHz	-21	-15	-12		
0	Peak level			$T_A = 25 \ ^\circ C,$	$T_{A} = 25 \text{ °C},$	30 to 130 MHz	-14	-12	-1
SEMI	compliant with IEC 61967-2	130 MHz to 1GHz	-10	-11	-7				
		EMI Level	1	1	1	-			

Table 55. EMI characteristics



Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The simplified formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

		P may for			R _{AIN} max	c for stand	dard chan	inels (kΩ)	
T _s (cycles)	t _S (μs)	R _{AIN} max for fast channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V	V _{DD} > 1.75 V	V _{DD} > 1.65 V and T _A > -10 °C	V _{DD} > 1.65 V and T _A > 25 °C
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1
39.5	2.47	13	12.2	12	10	NA	NA	NA	5
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42

Table 64. R_{AIN} max for f_{ADC} = 16 MHz⁽¹⁾

1. Guaranteed by design.

Table 65. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.65 V < V _{DDA} = V _{REF+} < 3.6 V,	10.2	11		
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾	range 1/2/3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		63	69	-	
	Signal-to-noise ratio		63	69	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-85	-73	



6.3.19 Timer characteristics

TIM timer characteristics

The parameters given in the Table 71 are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit			
t _{res(TIM)}	Timer resolution time		1	-	t _{TIMxCLK}			
		f _{TIMxCLK} = 32 MHz	31.25	-	ns			
f _{EXT}	Timer external clock frequency on CH1 to CH4		0	f _{TIMxCLK} /2	MHz			
		f _{TIMxCLK} = 32 MHz	0	16	MHz			
Res _{TIM}	Timer resolution	-		16	bit			
t _{COUNTER}	16-bit counter clock period when internal clock is selected (timer's prescaler disabled)	-	1	65536	t _{TIMxCLK}			
		f _{TIMxCLK} = 32 MHz	0.0312	2048	μs			
t _{MAX_COUNT}	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}			
		f _{TIMxCLK} = 32 MHz	-	134.2	S			

Table 71. TIMx characteristics⁽¹⁾

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

6.3.20 Communications interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to *Section 6.3.13: I/O port characteristics* for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 72* for the analog filter characteristics).






Figure 35. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}$




Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

Table 84. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



Date	Revision	Changes
05-Sep-2014	4	Extended operating temperature range to 125 °C. Updated minimum ADC operating voltage to 1.65 V. Changed number of I2S interface from 1 to 0 in <i>Table 2: Ultra-low- power STM32L052x6/x8 device features and peripheral counts</i> . Replaced USART3 by LPUART1 in <i>Table 16: STM32L052x6/8 pin</i> <i>definitions</i> and LPUART by LPUART1 in <i>Table 17: Alternate function</i> <i>port A, Table 18: Alternate function port B, Table 19: Alternate function</i> <i>port C, Table 20: Alternate function port D</i> and <i>Table 21: Alternate</i> <i>function port H</i> . Updated PA6 in <i>Table 17: Alternate function port A</i> . Updated temperature range in <i>Section 1: Description</i> , <i>Table 2: Ultra- low-power STM32L052x6/x8 device features and peripheral counts</i> . Updated PD, <i>T_{A and} T_J</i> to add range 3 in <i>Table 25: General operating</i> <i>conditions</i> . Added range 3 in <i>Table 53: Flash memory</i> and data <i>EEPROM</i> endurance and retention, <i>Table 92: STM32L052x6/8</i> ordering information scheme. Update note 1 in <i>Table 29: Current</i> <i>consumption in Run mode, code with data processing running from</i> <i>Flash</i> , <i>Table 31: Current consumption in Rum mode, code with data</i> <i>processing running from RAM</i> , <i>Table 33: Current consumption in Sleep</i> <i>mode, Table 34: Current consumptions in Stop mode, Table 36:</i> <i>Typical and maximum current consumptions in Stop mode, Table 37:</i> <i>Typical and maximum current consumptions in Stop mode, rable 37:</i> <i>Typical and maximum current consumptions in Stop mode, code running</i> <i>from RAM</i> , <i>Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 17: IDD</i> vs VDD, at TA= 25/55/85/105/125 °C, <i>Stop mode with RTC enabled</i> <i>and running on LSE Low drive, Figure 18: IDD</i> vs VDD, at TA= 25/55/85/105/125 °C, <i>Stop mode with RTC disabled, all clocks OFF.</i> Updated Table 37: <i>Typical and maximum current consumption in Stop and Standby</i> <i>mode</i> and <i>Table 43: Low-speed external user clock characteristics.</i> Updated ACC _{HSI16} temperature conditions in <i>Table 46: 16 MHz HSI16</i> <i>oscillator characteristics.</i> Changed ambient temperature range in note 1 belo

Table 93. Document revision history (continued)

