



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	27
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l052k8u6dtr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		3.17.5	Independent watchdog (IWDG) 34
		3.17.6	Window watchdog (WWDG) 34
	3.18	Comm	unication interfaces
		3.18.1	I2C bus
		3.18.2	Universal synchronous/asynchronous receiver transmitter (USART)35
		3.18.3	Low-power universal asynchronous receiver transmitter (LPUART) 36
		3.18.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)
		3.18.5	Universal serial bus (USB)
	3.19	Clock r	ecovery system (CRS)
	3.20	Cyclic	redundancy check (CRC) calculation unit
	3.21	Serial	wire debug port (SW-DP) 37
4	Pin d	lescript	ions
E	Mom	0 M ( 100 0)	
Ð	wem	ory ma	pping
6	Elect	trical ch	aracteristics
	6.1	Param	eter conditions
		6.1.1	Minimum and maximum values53
		6.1.2	Typical values
		6.1.3	Typical curves
		6.1.4	Loading capacitor
		6.1.5	Pin input voltage
		6.1.6	Power supply scheme
		6.1.7	Current consumption measurement
	6.2	Absolu	te maximum ratings 55
	6.3	Operat	ing conditions
		6.3.1	General operating conditions
		6.3.2	Embedded reset and power control block characteristics
		6.3.3	Embedded internal reference voltage60
		6.3.4	Supply current characteristics61
		6.3.5	Wakeup time from low-power mode72
		6.3.6	External clock source characteristics
		6.3.7	Internal clock source characteristics
		6.3.8	PLL characteristics
		6.3.9	Memory characteristics
		6.3.10	EMC characteristics





Figure 1. STM32L052x6/8 block diagram



# 3.4 Reset and supply management

### 3.4.1 Power supply schemes

- V<sub>DD</sub> = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.65 to 3.6 V: external analog power supplies for ADC, DAC, reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 1.8 V when the DAC is used). V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>DD\_USB</sub> = 1.65 to 3.6V: external power supply for USB transceiver, USB\_DM (PA11) and USB\_DP (PA12). To guarantee a correct voltage level for USB communication V<sub>DD\_USB</sub> must be above 3.0V. If USB is not used this pin must be tied to V<sub>DD</sub>.

### 3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note: The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the startup time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD/VDDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD/VDDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD/VDDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



# 3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

# 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

### Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USB, USARTS, LPUART, LPTIMER or comparator events.



## 3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, LPUART, general-purpose timers, DAC, and ADC.

# 3.11 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L052x6/8 device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25  $\mu$ A at 10 kSPS, ~200  $\mu$ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

# 3.12 Temperature sensor

The temperature sensor (T<sub>SENSE</sub>) generates a voltage V<sub>SENSE</sub> that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.



# 4 Pin descriptions



1. The above figure shows the package top view.

2. I/O pin supplied by VDD\_USB.



		Pin Nu	umber								
LQFP32	UFQFN32	WLCSP36 <sup>(1)</sup>	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	40	D8	PC9	I/O	FT	-	TIM21_ETR, USB_NOE, TSC_G8_IO4	-
18	18	E1	29	41	D7	PA8	I/O	FT	-	MCO, USB_CRS_SYNC, EVENTOUT, USART1_CK	-
19	19	D1	30	42	C7	PA9	I/O	FT	-	MCO, TSC_G4_IO1, USART1_TX	-
20	20	C1	31	43	C6	PA10	I/O	FT	-	TSC_G4_IO2, USART1_RX	-
21	21	C2	32	44	C8	PA11 <sup>(3)</sup>	I/O	FT	-	SPI1_MISO, EVENTOUT, TSC_G4_IO3, USART1_CTS, COMP1_OUT	USB_DM
22	22	B1	33	45	B8	PA12 <sup>(3)</sup>	I/O	FT	-	SPI1_MOSI, EVENTOUT, TSC_G4_IO4, USART1_RTS_DE, COMP2_OUT	USB_DP
23	23	A1	34	46	A8	PA13	I/O	FT	-	SWDIO, USB_NOE	-
-	-	-	35	47	D5	VSS	S	-	-	-	-
-	-	-	36	48	E6	VDD_USB	S	-	-	-	-
24	24	B2	37	49	A7	PA14	I/O	FT	-	SWCLK, USART2_TX	-
25	25	A2	38	50	A6	PA15	I/O	FT	-	SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	-
-	-	-	-	51	B7	PC10	I/O	FT	-	LPUART1_TX	-
-	-	-	-	52	B6	PC11	I/O	FT	-	LPUART1_RX	-
-	-	-	-	53	C5	PC12	I/O	FT	-	-	-

Table 16. STM32L052x6/8 pin definitions (continued)



# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 2	25. Gene	al operating	g conditions
---------	----------	--------------	--------------

Symbol	Parameter	Conditions	Min	Мах	Unit				
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	32					
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	32	MHz				
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	32					
		BOR detector disabled	1.65	3.6					
$V_{DD}$	Standard operating voltage	BOR detector enabled, at power-on	1.8	3.6	i V				
		BOR detector disabled, after power-on	1.65	3.6					
V <sub>DDA</sub>	Analog operating voltage (DAC not used)	Must be the same voltage as $V_{DD}^{(1)}$	1.65	3.6	V				
V <sub>DDA</sub>	Analog operating voltage (all features)	Must be the same voltage as $V_{DD}^{(1)}$	1.8	3.6	V				
V <sub>DD US</sub>	Standard operating voltage, USB	USB peripheral used	3.0	3.6	V				
В	domain <sup>(2)</sup>	USB peripheral not used	1.65	3.6	V				
	Input voltage on FT, FTf and RST	2.0 V ≤V <sub>DD</sub> ≤3.6 V	-0.3	5.5					
V <sub>IN</sub>	pins <sup>(3)</sup>	1.65 V ≤V <sub>DD</sub> ≤2.0 V	-0.3	5.2	V				
	Input voltage on BOOT0 pin	-	0	5.5					
	Input voltage on TC pin	-	-0.3	V <sub>DD</sub> +0.3					
		TFBGA64 package	-	327					
		LQFP64 package	-	444					
		LQFP48 package	-	363					
	Power dissipation at $I_A = 85 \degree C$ (range 6) or $T_A = 105 \degree C$ (rage 7) <sup>(4)</sup>	Standard WLCSP36 package	-	318					
		Thin WLCSP36 package	-	338					
		LQFP32 package	-	351					
P		UFQFPN32	-	526	m\W				
' D		TFBGA64 package	-	81	11100				
		LQFP64 package	I	111					
		LQFP48 package	I	91					
	Power dissipation at I <sub>A</sub> = 125 °C (range 3) <sup>(4)</sup>	Standard WLCSP36 package	-	79	1				
		Thin WLCSP36 package	-	84					
		LQFP32 package	-	88					
		UFQFPN32	-	132	2				

			-	-		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>LPBUF</sub> <sup>(4)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V <sub>REFINT_DIV1</sub> <sup>(4)</sup>	1/4 reference voltage	-	24	25	26	
V <sub>REFINT_DIV2</sub> <sup>(4)</sup>	1/2 reference voltage	-	49	50	51	% Vrefinit
V <sub>REFINT_DIV3</sub> <sup>(4)</sup>	3/4 reference voltage	-	74	75	76	

#### Table 28. Embedded internal reference voltage<sup>(1)</sup> (continued)

1. Refer to *Table 40: Peripheral current consumption in Stop and Standby mode* for the value of the internal reference current consumption (I<sub>REFINT</sub>).

2. Guaranteed by test in production.

3. The internal V<sub>REF</sub> value is individually measured in production and stored in dedicated EEPROM bytes.

4. Guaranteed by design.

5. Shortest sampling time can be determined in the application by multiple iterations.

6. To guarantee less than 1% VREF\_OUT deviation.

### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 25: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f<sub>APB1</sub> = f<sub>APB2</sub> = f<sub>APB</sub>
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI\_IN input follows the characteristic specified in *Table 42: High-speed external user clock characteristics*
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6$  V is applied to all supply pins
- For typical current consumption  $V_{DD} = V_{DDA} = 3.0$  V is applied to all supply pins if not specified otherwise

The parameters given in *Table 50*, *Table 25* and *Table 26* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 25*.



Symbol	Parameter	Co	nditions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
				1 MHz	165	230	μA
			Range 3, V <sub>CORE</sub> =1.2 V	2 MHz	290	360	
				4 MHz	555	630	
		f <sub>HSE</sub> = f <sub>HCLK</sub> up to		4 MHz	0.665	0.74	
امم		16 MHz included,	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10.	8 MHz	1.3	1.4	mΑ μΑ
	Supply current in Run mode, code executed	16 MHz (PLL ON) <sup>(2)</sup>		16 MHz	2.6	2.8	
			Range 1, V <sub>CORE</sub> =1.8 V, VOSI1:0]=01	8 MHz	1.55	1.7	
(Run from				16 MHz	3.1	3.4	
Flash)				32 MHz	6.3	6.8	
	from Flash		Range 3, V <sub>CORE</sub> =1.2 V,	65 kHz	36.5	110	
		MSI clock		524 kHz	99.5	190	
				4.2 MHz	620	700	
		HSI alaak	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	m (
			HSI clock	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	6.25	7

Table 29. Current consumption	in Run mode, code with data	processing running from Flash
-------------------------------	-----------------------------	-------------------------------

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 30. Current consumption in Run mode vs code type,	
code with data processing running from Flash	

Symbol	Parameter		Conditions		f <sub>HCLK</sub>	Тур	Unit
I <sub>DD</sub> (Run		h $f_{HSE} = f_{HCLK}$ up to de, 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) <sup>(1)</sup> sh		Dhrystone		555	
				CoreMark		585	
			Range 3, V <sub>CORE</sub> =1.2 V.	Fibonacci	4 MHz	440	uА
	Supply current in Run mode, code executed from Flash		VOS[1:0]=11	while(1)		355	mA
				while(1), prefetch OFF		353	
from Flash)				Dhrystone		6.3	
1 10311)				CoreMark	-	6.3	
			Range 1, V <sub>CORE</sub> =1.8 V,	Fibonacci	32 MHz	6.55	
			VOS[1:0]=01	while(1)		5.4	
				while(1), prefetch OFF		5.2	

1. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).







Figure 15.  $I_{DD}$  vs  $V_{DD}$ , at T<sub>A</sub>= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS





#### 2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
				$T_A = -40$ to 25°C	8.5	10	
			MSI clock = 65 kHz,	T <sub>A</sub> = 85 °C	11.5	48	
			f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 105 °C	15.5	53	
				T <sub>A</sub> = 125 °C	27.5	130	
		All peripherals		$T_A$ =-40 °C to 25 °C	10	15	
		OFF, code executed from	MSI clock= 65 kHz,	T <sub>A</sub> = 85 °C	15.5	50	
		RAM, Flash	f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	19.5	54	
		switched off, V <sub>DD</sub> from 1.65		T <sub>A</sub> = 125 °C	31.5	130	
		to 3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	20	25	
				T <sub>A</sub> = 55 °C	23	50	
	Supply current in Low-power run mode		MSI clock= 131 kHz, f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	25.5	55	
				T <sub>A</sub> = 105 °C	29.5	64	
I <sub>DD</sub>				T <sub>A</sub> = 125 °C	40	140	
(LP Run)				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	22	28	μΛ
			MSI clock= 65 kHz, f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 85 °C	26	68	
				T <sub>A</sub> = 105 °C	31	75	
				T <sub>A</sub> = 125 °C	44	95	
		All peripherals		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	27.5	33	
		OFF, code	MSI clock = 65 kHz,	T <sub>A</sub> = 85 °C	31.5	73	· ·
		Executed from	f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	36.5	80	
		from 1.65 V to		T <sub>A</sub> = 125 °C	49	100	
		3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	39	46	
			MSI clock =	T <sub>A</sub> = 55 °C	41	80	
			131 kHz,	T <sub>A</sub> = 85 °C	44	86	
			τ <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 105 °C	49.5	100	
				T <sub>A</sub> = 125 °C	60	120	

#### Table 34. Current consumption in Low-power run mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.



Symbol	Parameter	Conditions	Тур	Max	Unit
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	5.0	8	
	Wakeup from Stop mode, regulator in Run mode	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1	5.0	8	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 2	5.0	8	
twustop		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	5.0	8	
	Wakeup from Stop mode, regulator in low- power mode	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	7.3	13	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 1.05 MHz	13	23	μs
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz	28	38	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz	51	65	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	100	120	
		f <sub>HCLK</sub> = MSI = 65 kHz	190	260	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	7.9	10	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	4.7	8	
t	Wakeup from Standby mode, FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	65	130	μs
WUSTDBY	Wakeup from Standby mode, FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	2.2	3	ms

Table 41. Low-power mode wakeup timings (continued)



Symbol	Parameter	Condition	Тур	Мах	Unit
t <sub>STAB(MSI)</sub> <sup>(2)</sup>		MSI range 0	-	40	μs
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
	MSI oscillator stabilization time	MSI range 4	-	2.5	
		MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f <sub>OVER(MSI)</sub>	MSL oscillator frequency overshoot	Any range to range 5	-	4	MHz
		Any range to range 6	-	6	

Table 49. MSI oscillator characteristics (continued)

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.

## 6.3.8 PLL characteristics

The parameters given in *Table 50* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 25*.

Table 50.	PLL	chara	cteristics
-----------	-----	-------	------------

Symbol	Paramotor		Unit			
Symbol	Falameter	Min	Тур	Max <sup>(1)</sup>	Cint	
f	PLL input clock <sup>(2)</sup>	2	-	24	MHz	
<sup>I</sup> PLL_IN	PLL input clock duty cycle	45	-	55	%	
f <sub>PLL_OUT</sub>	PLL output clock	2	-	32	MHz	
t <sub>LOCK</sub>	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs	
Jitter	Cycle-to-cycle jitter	-		±600	ps	
I <sub>DDA</sub> (PLL)	Current consumption on V <sub>DDA</sub>	- 220 450		450	цA	
I <sub>DD</sub> (PLL)	Current consumption on V <sub>DD</sub>	- 120 150			μΛ	

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{PLL_OUT}$ .



### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 25*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> ,	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$1_{O} = +0.11$ A 2.7 V $\leq V_{DD} \leq 3.6$ V	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup> , $I_{IO} =+ 8 \text{ mA} -$ 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V		0.4	
V <sub>OH</sub> <sup>(3)(4)</sup>	$ \begin{array}{c} \mbox{Output high level voltage for an I/O} \\ \mbox{pin} \end{array} \begin{array}{c} \mbox{TTL port}^{(2)}, \\ \mbox{I}_{IO} = -6 \mbox{ mA} \\ \mbox{2.7 V} \leq V_{DD} \leq 3.6 \mbox{ V} \end{array} \begin{array}{c} 2.4 \end{array} $		-		
V <sub>OL</sub> <sup>(1)(4)</sup>	$ \begin{array}{ c c c c } Output \ \text{low level voltage for an I/O} & I_{IO} = +15 \ \text{mA} \\ pin & 2.7 \ \text{V} \leq V_{DD} \leq 3.6 \ \text{V} \end{array} \begin{array}{ c c } - & 1 \end{array} $		1.3	V	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub> = -15 mA 2.7 V ≤V <sub>DD</sub> ≤ 3.6 V	V <sub>DD</sub> -1.3	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin $I_{IO}$ = +4 mA 1.65 V $\leq$ V_DD < 3.6 V		0.45		
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub> = -4 mA 1.65 V ≤V <sub>DD</sub> ≤ 3.6 V	V <sub>DD</sub> -0.45	-	
V <sub>OLFM+</sub> <sup>(1)(4)</sup>	Output low level voltage for an FTf	$I_{IO} = 20 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
	I/O pin in Fm+ mode	I <sub>IO</sub> = 10 mA 1.65 V ≤V <sub>DD</sub> ≤ 3.6 V	-	0.4	

### Table 60. Output voltage characteristics

 The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 23*. The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI<sub>IO(PIN)</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in Table 23. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed  $\Sigma I_{IO(PIN)}$ .

4. Guaranteed by characterization results.





Figure 33. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}.}$ 



### **I2S** characteristics

Symbol	Parameter	Conditions	Min	Max	Unit	
f <sub>MCK</sub>	I2S Main clock output	-	256 x 8K	256xFs <sup>(2)</sup>	MHz	
f	128 clock frequency	Master data: 32 bits	-	64xFs	МНт	
<sup>I</sup> CK	125 Clock nequency	Slave data: 32 bits	-	64xFs	IVITIZ	
D <sub>CK</sub>	I2S clock frequency duty cycle Slave receiver		30	70	%	
t <sub>v(WS)</sub>	WS valid time	Master mode	-	15		
t <sub>h(WS)</sub>	WS hold time	Master mode	11	-		
t <sub>su(WS)</sub>	WS setup time	Slave mode	6	-		
t <sub>h(WS)</sub>	WS hold time	Slave mode	2	-		
$t_{su(SD_MR)}$	Data input setup time	Master receiver	0	-		
$t_{su(SD\_SR)}$		Slave receiver	6.5	-	ne	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	18	-	115	
t <sub>h(SD_SR)</sub>		Slave receiver	15.5	-		
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	77		
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)	-	8	1	
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	18	-		
t <sub>h(SD_MT)</sub>		Master transmitter (after enable edge)	1.5	-		

### Table 77. I2S characteristics<sup>(1)</sup>

1. Guaranteed by characterization results.

2. 256xFs maximum value is equal to the maximum clock frequency.

Note: Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs),  $f_{MCK}$ ,  $f_{CK}$  and  $D_{CK}$  values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2\*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2\*I2SDIV+ODD). Fs max is supported for each mode/condition.



#### **Device marking for LQFP48**

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
с	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.100	-	-	0.0039

Table 89. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



Date	Revision	Changes
Date 07-Mar-2017	Revision	ChangesAdded thin WLCSP36 package.Updated number of I2S interfaces and removed I2S for STM32L052T8in Table 2: Ultra-low-power STM32L052x6/x8 device features andperipheral counts.In Section 4: Pin descriptions, renamed USB_OE into USB_NOE.Added mission profile compliance with JEDEC JESD47 in Section 6.2:Absolute maximum ratings.Added note 2. related to the position of the external capacitor belowFigure 27: Recommended NRST pin protection.Updated Figure 32: 12-bit buffered/non-buffered DAC and added notebelow figure.Updated t <sub>AF</sub> maximum value for range 1 in Table 72: I2C analog filtercharacteristics.Updated t <sub>WUUSART</sub> description in Table 73: USART/LPUARTcharacteristics.NSS timing waveforms updated in Figure 33: SPI timing diagram -slave mode and CPHA = 0 and Figure 34: SPI timing diagram - slavemode and CPHA = 1(1).
		Previous WLCSP36 package renamed "Standard" WLCSP36; added Note 2. below Figure 48: Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline and updated Table 85: Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale mechanical data.
		Added reference to optional marking or inset/upset marks in all package device marking sections.

