



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART, USB                            |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                              |
| Number of I/O              | 27  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 2K x 8  |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V  |
| Data Converters            | A/D 10x12b; D/A 1x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-UFQFN Exposed Pad  |
| Supplier Device Package    | 32-UFQFPN (5x5)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l052k8u6tr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 46.<br>Table 47. | 16 MHz HSI16 oscillator characteristics                                    | '8<br>'9  |
|------------------------|--|-----------|
| Table 48               | LSI oscillator characteristics   | 9         |
| Table 49.              | MSI oscillator characteristics   | '9        |
| Table 50.              | PLL characteristics  | 51        |
| Table 51.              | RAM and hardware registers   | 2         |
| Table 52.              | Flash memory and data EEPROM characteristics                               | 2         |
| Table 53.              | Flash memory and data EEPROM endurance and retention                       | 2         |
| Table 54               | FMS characteristics  | 3         |
| Table 55               | EMI characteristics  | 4         |
| Table 56               | ESD absolute maximum ratings   | 5         |
| Table 57               | Electrical sensitivities 8   | 5         |
| Table 58               | I/O current injection susceptibility 8                                     | 6         |
| Table 59               | I/O static characteristics   | 7         |
| Table 60               | Output voltage characteristics   | a         |
| Table 61               | $I/O \Delta C$ characteristics   | in        |
| Table 62               |  | 11        |
| Table 63               |  | 12        |
| Table 64               | $P_{\text{res}} = 16 \text{ MHz}$  | 14        |
| Table 65               |  | 14<br>14  |
| Table 66               | DAC characteristics  | 12        |
| Table 67               | Temperature sensor calibration values                                      | 11        |
|                        |  | ' I<br>\1 |
| Table 60               | Comparator 1 characteristics   | ' I<br>\1 |
| Table 09.              | Comparator 2 characteristics   | 1         |
| Table 70.              |  | 2         |
| Table 71.              | 10 angles filter obstactoristics   | 3         |
| Table 72.              |  | 14<br>14  |
| Table 73.              | USART/LPUART Characteristics in veltage Denge 1                            | 94<br>NG  |
| Table 74.              | SPI characteristics in voltage Range 1                                     | S C       |
| Table 75.              | SPI characteristics in voltage Range 2                                     | סי        |
| Table 70.              |  | 0         |
|                        |  | 0         |
| Table 78.              | USB startup time   | 2         |
|                        | USB DC electrical characteristics  | 2         |
|                        | USB. Iuli speed electrical characteristics                                 | ა         |
|                        | LQFP64 - 64-pin, 10 X 10 mm low-profile quad flat                          | F         |
| Table 00               | TERCACA CA holl 5 x 5 mm 0.5 mm nitch this profile fine nitch holl         | Э         |
| Table oz.              | TEBGA04 – 04-ball, 5 X 5 mini, 0.5 mini pilch, thin prome the pilch ball   | 0         |
| Table 02               | gild array package mechanical data   | ð         |
| Table 83.              | IFBGA64 recommended PCB design rules (0.5 mm pitch BGA)                    | 9         |
|                        | LQFP48 - 48-pin, 7 X 7 mm low-profile quad flat package mechanical data    | 2         |
| Table 85.              | Standard WLCSP36 - 2.61 X 2.88 mm, 0.4 mm pitch water level chip scale     |           |
| <b>T</b> 1 1 00        |  | .4        |
| Table 86.              | Standard WLCSP36 recommended PCB design rules                              | .5        |
| Table 87.              | Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch water level chip scale         |           |
|                        |  | 8.        |
| Table 88.              | WLCSP36 recommended PCB design rules                                       | .9        |
| Table 89.              | LQFP32 - 32-pin, / x / mm low-profile quad flat package mechanical data 13 | 0         |
| i able 90.             | UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat    | ~         |
| <b>T</b> 11 64         | раскаде mechanical data  | 3         |
| Table 91.              | I nermal characteristics   | 5         |
| i able 92.             | STM32L052x6/8 ordering information scheme                                  | 7         |



## List of figures

| Figure 1.  | STM32L052x6/8 block diagram  | . 14 |
|------------|--|------|
| Figure 2.  | Clock tree   | . 26 |
| Figure 3.  | STM32L052x6/8 LQFP64 pinout - 10 x 10 mm   | . 38 |
| Figure 4.  | STM32L052x6/8 TFBGA64 ballout - 5x 5 mm  | . 39 |
| Figure 5.  | STM32L052x6/8 LQFP48 pinout - 7 x 7 mm   | . 40 |
| Figure 6.  | STM32L052x6/8 WLCSP36 ballout  | . 40 |
| Figure 7.  | STM32L052x6/8 LQFP32 pinout  | . 41 |
| Figure 8.  | STM32L052x6/8 UFQFPN32 pinout  | . 41 |
| Figure 9.  | Memory map   | . 52 |
| Figure 10. | Pin loading conditions.  | . 53 |
| Figure 11. | Pin input voltage  | . 53 |
| Figure 12. | Power supply scheme  | . 54 |
| Figure 13. | Current consumption measurement scheme   | . 54 |
| Figure 14. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from                              |      |
|            | Flash memory, Range 2, HSE, 1WS  | . 63 |
| Figure 15. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from                              |      |
|            | Flash memory, Range 2, HSI16, 1WS  | . 63 |
| Figure 16. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running                    |      |
|            | from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS   | . 67 |
| Figure 17. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled                          |      |
|            | and running on LSE Low drive   | . 68 |
| Figure 18. | IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,                         |      |
|            | all clocks OFF   | . 68 |
| Figure 19. | High-speed external clock source AC timing diagram   | . 74 |
| Figure 20. | Low-speed external clock source AC timing diagram  | . 75 |
| Figure 21. | HSE oscillator circuit diagram   | . 76 |
| Figure 22. | Typical application with a 32.768 kHz crystal  | . 77 |
| Figure 23. | HSI16 minimum and maximum value versus temperature   | . 78 |
| Figure 24. | VIH/VIL versus VDD (CMOS I/Os)   | . 88 |
| Figure 25. | VIH/VIL versus VDD (TTL I/Os)  | . 88 |
| Figure 26. | I/O AC characteristics definition  | . 91 |
| Figure 27. | Recommended NRST pin protection  | . 92 |
| Figure 28. | ADC accuracy characteristics   | . 95 |
| Figure 29. | Typical connection diagram using the ADC   | . 96 |
| Figure 30. | Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> ) | . 96 |
| Figure 31. | Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )     | . 97 |
| Figure 32. | 12-bit buffered/non-buffered DAC   | 100  |
| Figure 33. | SPI timing diagram - slave mode and CPHA = 0   | 108  |
| Figure 34. | SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>                                  | 108  |
| Figure 35. | SPI timing diagram - master mode <sup>(1)</sup>  | 109  |
| Figure 36. | I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>                      | 111  |
| Figure 37. | I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>                     | 111  |
| Figure 38. | USB timings: definition of data signal rise and fall time                                    | 112  |
| Figure 39. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline                            | 114  |
| Figure 40. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint                      | 116  |
| Figure 41. | LQFP64 marking example (package top view)  | 117  |
| Figure 42. | TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball                       |      |
|            | grid array package outline   | 118  |



|  | Functionalities depending on the operating power supply range |                                     |                            |                           |
|--|---|-------------------------------------|----------------------------|---------------------------|
| Operating power<br>supply range                | DAC and ADC operation   | Dynamic<br>voltage scaling<br>range | I/O operation              | USB                       |
| V <sub>DD</sub> = 1.65 to 1.71 V               | ADC only,<br>conversion time<br>up to 570 ksps                | Range 2 or<br>range 3               | Degraded speed performance | Not functional            |
| V <sub>DD</sub> = 1.71 to 1.8 V <sup>(1)</sup> | ADC only,<br>conversion time<br>up to 1.14 Msps               | Range 1, range 2<br>or range 3      | Degraded speed performance | Functional <sup>(2)</sup> |
| $V_{DD}$ = 1.8 to 2.0 V <sup>(1)</sup>         | Conversion time<br>up to 1.14 Msps                            | Range1, range 2<br>or range 3       | Degraded speed performance | Functional <sup>(2)</sup> |
| V <sub>DD</sub> = 2.0 to 2.4 V                 | Conversion time<br>up to<br>1.14 Msps                         | Range 1, range 2<br>or range 3      | Full speed operation       | Functional <sup>(2)</sup> |
| V <sub>DD</sub> = 2.4 to 3.6 V                 | Conversion time<br>up to<br>1.14 Msps                         | Range 1, range 2<br>or range 3      | Full speed operation       | Functional <sup>(2)</sup> |

| Table 3 Functionalities | depending  | on the one   | rating power | supply range |
|-------------------------|------------|--------------|--------------|--------------|
|                         | acpentante | j on the ope | rating power | Supply lange |

CPU frequency changes from initial to final must respect "fcpu initial <4\*fcpu final". It must also respect 5
µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2
MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.</li>

2. To be USB compliant from the I/O voltage standpoint, the minimum  $V_{\text{DD\_USB}}$  is 3.0 V.

#### Table 4. CPU frequency range depending on dynamic voltage scaling

| CPU frequency range                              | Dynamic voltage scaling range |
|--|-------------------------------|
| 16 MHz to 32 MHz (1ws)<br>32 kHz to 16 MHz (0ws) | Range 1                       |
| 8 MHz to 16 MHz (1ws)<br>32 kHz to 8 MHz (0ws)   | Range 2                       |
| 32 kHz to 4.2 MHz (0ws)                          | Range 3                       |



## 3.3 ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L052x6/8 are compatible with all ARM tools and software.

#### Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L052x6/8 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.



### 3.4 Reset and supply management

#### 3.4.1 Power supply schemes

- V<sub>DD</sub> = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.65 to 3.6 V: external analog power supplies for ADC, DAC, reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 1.8 V when the DAC is used). V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>DD\_USB</sub> = 1.65 to 3.6V: external power supply for USB transceiver, USB\_DM (PA11) and USB\_DP (PA12). To guarantee a correct voltage level for USB communication V<sub>DD\_USB</sub> must be above 3.0V. If USB is not used this pin must be tied to V<sub>DD</sub>.

#### 3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note: The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the startup time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD/VDDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD/VDDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD/VDDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

| Calibration value name | Description  | Memory address            |
|------------------------|--|---------------------------|
| TSENSE_CAL1            | TS ADC raw data acquired at<br>temperature of 30 °C,<br>V <sub>DDA</sub> = 3 V | 0x1FF8 007A - 0x1FF8 007B |
| TSENSE_CAL2            | TS ADC raw data acquired at<br>temperature of 130 °C<br>V <sub>DDA</sub> = 3 V | 0x1FF8 007E - 0x1FF8 007F |

 Table 7. Temperature sensor calibration values

#### 3.12.1 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (when no external voltage,  $V_{REF+}$ , is available for ADC). The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

| Calibration value name | Description  | Memory address            |
|------------------------|--|---------------------------|
| VREFINT_CAL            | Raw data acquired at<br>temperature of 25 °C<br>V <sub>DDA</sub> = 3 V | 0x1FF8 0078 - 0x1FF8 0079 |

Table 8. Internal voltage reference measured values

## 3.13 Digital-to-analog converter (DAC)

One 12-bit buffered DAC can be used to convert digital signal into analog voltage signal output. An optional amplifier can be used to reduce the output signal impedance.

This digital Interface supports the following features:

- One data holding register
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V<sub>REF+</sub>

Four DAC trigger inputs are used in the STM32L052x6/8. The DAC channel is triggered through the timer update outputs that are also connected to different DMA channels.



#### 3.14 Ultra-low-power comparators and reference voltage

The STM32L052x6/8 embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
  - DAC output
  - External I/O pins
  - Internal reference voltage (V<sub>REFINT</sub>)
  - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1  $\mu$ A typical).

#### 3.15 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21, TIM22 and LPTIM timer input captures. It also controls the routing of internal analog signals to the USB internal oscillator, ADC, COMP1 and COMP2 and the internal reference voltage  $V_{\text{REFINT}}$ .

### **3.16** Touch sensing controller (TSC)

The STM32L052x6/8 provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (such as glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.



Each I2C interface can be served by the DMA controller.

Refer to Table 12 for an overview of I2C interface features.

| I2C features <sup>(1)</sup>                                  | I2C1 | I2C2             |
|--|------|------------------|
| 7-bit addressing mode  | Х    | Х                |
| 10-bit addressing mode                                       | Х    | Х                |
| Standard mode (up to 100 kbit/s)                             | Х    | Х                |
| Fast mode (up to 400 kbit/s)                                 | Х    | Х                |
| Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s) | Х    | X <sup>(2)</sup> |
| Independent clock  | Х    | -                |
| SMBus  | Х    | -                |
| Wakeup from STOP   | Х    | -                |

| Table 12. | STM32L | .052x6/8 | l <sup>2</sup> C | implementation |
|-----------|--------|----------|------------------|----------------|
|-----------|--------|----------|------------------|----------------|

1. X = supported.

2. See for the list of I/Os that feature Fast Mode Plus capability

#### 3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 13 for the supported modes and features of USART interfaces.

| USART modes/features <sup>(1)</sup>         | USART1 and USART2 |
|---|-------------------|
| Hardware flow control for modem             | Х                 |
| Continuous communication using DMA          | X                 |
| Multiprocessor communication                | X                 |
| Synchronous mode <sup>(2)</sup>             | X                 |
| Smartcard mode                              | X                 |
| Single-wire half-duplex communication       | X                 |
| IrDA SIR ENDEC block                        | X                 |
| LIN mode                                    | X                 |
| Dual clock domain and wakeup from Stop mode | Х                 |
| Receiver timeout interrupt                  | X                 |

| Table 13. | USART | impleme | ntation |
|-----------|-------|---------|---------|
|-----------|-------|---------|---------|



| Nar           | ne                     | Abbreviation  | Abbreviation Definition  |  |  |  |  |
|---------------|------------------------|---|--|--|--|--|--|
| Pin na        | ame                    | Unless otherwise specifie<br>and after reset is the same  | ed in brackets below the pin name, the pin function during ne as the actual pin name |  |  |  |  |
|               |                        | S   | Supply pin   |  |  |  |  |
| Pin type      |                        | I   | Input only pin   |  |  |  |  |
|               |                        | I/O   | Input / output pin   |  |  |  |  |
|               |                        | FT  | 5 V tolerant I/O   |  |  |  |  |
|               |                        | FTf   | FTf 5 V tolerant I/O, FM+ capable  |  |  |  |  |
| I/O stru      | ucture                 | TC Standard 3.3V I/O  |  |  |  |  |  |
|               |                        | В   | Dedicated BOOT0 pin  |  |  |  |  |
|               |                        | RST   | Bidirectional reset pin with embedded weak pull-up resistor                          |  |  |  |  |
| Not           | es                     | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset. |  |  |  |  |  |
| Pin functions | gh GPIOx_AFR registers |   |  |  |  |  |  |
|               | Additional functions   | Functions directly selected   | ed/enabled through peripheral registers  |  |  |  |  |

#### Table 15. Legend/abbreviations used in the pinout table

#### Table 16. STM32L052x6/8 pin definitions

|        |         | Pin Nu                 | umber  |        |         |                                       |          |               |       |                     |  |
|--------|---------|------------------------|--------|--------|---------|---------------------------------------|----------|---------------|-------|---------------------|--|
| LQFP32 | UFQFN32 | WLCSP36 <sup>(1)</sup> | LQFP48 | LQFP64 | TFBGA64 | Pin name<br>(function after<br>reset) | Pin type | I/O structure | Notes | Alternate functions | Additional<br>functions                |
| -      | -       | -                      | 1      | 1      | B2      | VDD                                   | S        | -             | -     | -                   | -                                      |
| -      | -       | -                      | 2      | 2      | A2      | PC13                                  | I/O      | FT            | -     | -                   | RTC_TAMP1/<br>RTC_TS/RTC<br>_OUT/WKUP2 |
| 2      | 2       | A6                     | 3      | 3      | A1      | PC14-<br>OSC32_IN<br>(PC14)           | I/O      | FT            | -     | -                   | OSC32_IN                               |
| 3      | 3       | B6                     | 4      | 4      | B1      | PC15-<br>OSC32_OUT<br>(PC15)          | I/O      | тс            | -     | -                   | OSC32_OUT                              |







Figure 15.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS





| Symbol              | Parameter   | Conditions  | Тур | Max | Unit |
|---------------------|---|---|-----|-----|------|
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz                    | 5.0 | 8   |      |
|                     | Wakeup from Stop mode, regulator in Run mode                                  | f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz                     | 4.9 | 7   |      |
|                     |   | f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz                   | 8.0 | 11  |      |
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz<br>Voltage range 1 | 5.0 | 8   |      |
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz<br>Voltage range 2 | 5.0 | 8   |      |
| t <sub>WUSTOP</sub> |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz<br>Voltage range 3 | 5.0 | 8   |      |
|                     | Wakeup from Stop mode, regulator in low-<br>power mode                        | f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz                    | 7.3 | 13  |      |
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 1.05 MHz                   | 13  | 23  | μs   |
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz                    | 28  | 38  |      |
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz                    | 51  | 65  |      |
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz                    | 100 | 120 |      |
|                     |   | f <sub>HCLK</sub> = MSI = 65 kHz                                  | 190 | 260 |      |
|                     |   | f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz                     | 4.9 | 7   |      |
|                     |   | f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz                   | 8.0 | 11  |      |
|                     |   | f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz                     | 4.9 | 7   |      |
|                     | Wakeup from Stop mode, regulator in low-<br>power mode, code running from RAM | f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz                   | 7.9 | 10  |      |
|                     |   | f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz                    | 4.7 | 8   |      |
| t                   | Wakeup from Standby mode, FWU bit = 1   | f <sub>HCLK</sub> = MSI = 2.1 MHz                                 | 65  | 130 | μs   |
| WUSTDBY             | Wakeup from Standby mode, FWU bit = 0   | f <sub>HCLK</sub> = MSI = 2.1 MHz                                 | 2.2 | 3   | ms   |

Table 41. Low-power mode wakeup timings (continued)



#### 6.3.6 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 19*.

| Symbol                                     | Parameter                           | Conditions                       | Min         | Тур | Мах                | Unit |
|--|-------------------------------------|----------------------------------|-------------|-----|--------------------|------|
| f  | User external clock source          | CSS is ON or<br>PLL is used      | 1           | 8   | 32                 | MHz  |
| 'HSE_ext                                   | frequency                           | CSS is OFF,<br>PLL not used      | 0           | 8   | 32                 | MHz  |
| V <sub>HSEH</sub>                          | OSC_IN input pin high level voltage |                                  | $0.7V_{DD}$ | -   | V <sub>DD</sub>    | V    |
| V <sub>HSEL</sub>                          | OSC_IN input pin low level voltage  |                                  | $V_{SS}$    | -   | $0.3V_{\text{DD}}$ | v    |
| t <sub>w(HSE)</sub><br>t <sub>w(HSE)</sub> | OSC_IN high or low time             |                                  | 12          | -   | -                  | 20   |
| t <sub>r(HSE)</sub><br>t <sub>f(HSE)</sub> | OSC_IN rise or fall time            | -                                | -           | -   | 20                 | 115  |
| C <sub>in(HSE)</sub>                       | OSC_IN input capacitance            |                                  | -           | 2.6 | -                  | pF   |
| DuCy <sub>(HSE)</sub>                      | Duty cycle                          |                                  | 45          | -   | 55                 | %    |
| ۱ <sub>L</sub>                             | OSC_IN Input leakage current        | $V_{SS} \leq V_{IN} \leq V_{DD}$ | -           | -   | ±1                 | μA   |

| Table 42. High-speed external user clock characteristics | Table 42. High-speed | external user | clock chara | cteristics <sup>(1)</sup> |
|--|----------------------|---------------|-------------|---------------------------|
|--|----------------------|---------------|-------------|---------------------------|

1. Guaranteed by design.







### 6.3.16 DAC electrical characteristics

Data guaranteed by design, not tested in production, unless otherwise specified.

| Symbol                              | Parameter                                | Conc   | Conditions   |     | Тур              | Мах                         | Unit |
|-------------------------------------|--|--|--|-----|------------------|-----------------------------|------|
| V <sub>DDA</sub>                    | Analog supply voltage                    | -  | -  |     | -                | 3.6                         | V    |
| V <sub>REF+</sub>                   | Reference supply voltage                 | V <sub>REF+</sub> must always be<br>below V <sub>DDA</sub> |  | 1.8 | -                | 3.6                         | V    |
| V <sub>REF-</sub>                   | Lower reference voltage                  | -  |  |     | V <sub>SSA</sub> |                             | V    |
| I <sub>DDVREF+</sub> <sup>(1)</sup> | Current consumption on V <sub>REF+</sub> | No load, mic<br>(0x800)                                    | ldle code  | -   | 130              | 220                         |      |
|                                     | V <sub>REF+</sub> = 3.3 V                | No load, worst code<br>(0x000)                             |  | -   | 220              | 350                         | μΑ   |
| (2)                                 | Current consumption on V <sub>DDA</sub>  | No load, middle code<br>(0x800)                            |  | -   | 210              | 320                         |      |
| DDA                                 | $V_{DDA} = 3.3 V$                        | No load, worst code<br>(0xF1C)                             |  | -   | 320              | 520                         | μΑ   |
| D (3)                               | Desistive lead                           | DAC output   | R <sub>L</sub><br>connected<br>to V <sub>SSA</sub> | 5   | -                | -                           | ko   |
| ĸĽ"                                 | Resistive load                           | ON   | R <sub>L</sub><br>connected<br>to V <sub>DDA</sub> | 25  | -                | -                           | K32  |
| C <sub>L</sub> <sup>(3)</sup>       | Capacitive load                          | DAC output   | buffer ON  | -   | -                | 50                          | pF   |
| R <sub>O</sub>                      | Output impedance                         | DAC output   | buffer OFF   | 12  | 16               | 20                          | kΩ   |
| V <sub>DAC_OUT</sub>                |  | DAC output buffer ON<br>DAC output buffer OFF              |  | 0.2 | -                | V <sub>DDA</sub> – 0.2      | V    |
|                                     |  |  |  | 0.5 | -                | V <sub>REF+</sub> –<br>1LSB | mV   |

Table 66. DAC characteristics



| Symbol              | Parameter                                 | Conditions  | Min  | Тур       | Max <sup>(1)</sup> | Unit       |  |
|---------------------|---|---|------|-----------|--------------------|------------|--|
| V <sub>DDA</sub>    | Analog supply voltage                     | -   | 1.65 | -         | 3.6                | V          |  |
| V <sub>IN</sub>     | Comparator 2 input voltage range          | -   | 0    | -         | V <sub>DDA</sub>   | V          |  |
| +                   | Comparator startup time                   | Fast mode   | -    | 15        | 20                 |            |  |
| <sup>I</sup> START  |   | Slow mode   | -    | 20        | 25                 |            |  |
| +                   | Propagation dolay $^{(2)}$ in slow mode   | 1.65 V ≤V <sub>DDA</sub> ≤2.7 V   | -    | 1.8       | 3.5                |            |  |
| <sup>L</sup> d slow | Flopagation delay V in slow mode          | 2.7 V ≤V <sub>DDA</sub> ≤3.6 V  | -    | 2.5       | 6                  | μs         |  |
| +                   | Propagation dolo $y^{(2)}$ in fact mode   | 1.65 V ≤V <sub>DDA</sub> ≤2.7 V   | -    | 0.8       | 2                  |            |  |
| <sup>L</sup> d fast | Fropagation delay 7 in fast mode          | 2.7 V ≤V <sub>DDA</sub> ≤3.6 V  | -    | 1.2       | 4                  |            |  |
| V <sub>offset</sub> | Comparator offset error                   |   | -    | <u>±4</u> | <u>+</u> 20        | mV         |  |
| dThreshold/<br>dt   | Threshold voltage temperature coefficient | $V_{DDA} = 3.3V, T_A = 0 \text{ to } 50 \degree \text{C},$<br>V- = V <sub>REFINT</sub> ,<br>3/4 V <sub>REFINT</sub> ,<br>1/2 V <sub>REFINT</sub> ,<br>1/4 V <sub>REFINT</sub> . | -    | 15        | 30                 | ppm<br>/°C |  |
|                     | Current concumption <sup>(3)</sup>        | Fast mode   | -    | 3.5       | 5                  |            |  |
| I <sub>COMP2</sub>  |   | Slow mode   | -    | 0.5       | 2                  | μA         |  |

Table 70. Comparator 2 characteristics

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.



#### **SPI characteristics**

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 25*.

Refer to *Section 6.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

| Symbol                                       | Parameter                            | Conditions  | Min     | Тур   | Max               | Unit |
|--|--------------------------------------|---|---------|-------|-------------------|------|
|  |                                      | Master mode   |         |       | 16                |      |
| <sup>f</sup> scк<br>1/t <sub>c(SCK)</sub>    |                                      | Slave mode<br>receiver                                      | -       | -     | 16                |      |
|  | SPI clock frequency                  | Slave mode<br>Transmitter<br>1.71 <v<sub>DD&lt;3.6V</v<sub> | -       | -     | 12 <sup>(2)</sup> | MHz  |
|  |                                      | Slave mode<br>Transmitter<br>2.7 <v<sub>DD&lt;3.6V</v<sub>  | -       | -     | 16 <sup>(2)</sup> |      |
| Duty <sub>(SCK)</sub>                        | Duty cycle of SPI clock<br>frequency | Slave mode  | 30      | 50    | 70                | %    |
| t <sub>su(NSS)</sub>                         | NSS setup time                       | Slave mode, SPI<br>presc = 2                                | 4*Tpclk | -     | -                 |      |
| t <sub>h(NSS)</sub>                          | NSS hold time                        | Slave mode, SPI<br>presc = 2                                | 2*Tpclk | -     | -                 |      |
| t <sub>w(SCKH)</sub><br>t <sub>w(SCKL)</sub> | SCK high and low time                | Master mode   | Tpclk-2 | Tpclk | Tpclk+<br>2       |      |
| t <sub>su(MI)</sub>                          | Data input actur timo                | Master mode   | 0       | -     | -                 |      |
| t <sub>su(SI)</sub>                          |                                      | Slave mode  | 3       | -     | -                 |      |
| t <sub>h(MI)</sub>                           | Data input hold time                 | Master mode   | 7       | -     | -                 |      |
| t <sub>h(SI)</sub>                           |                                      | Slave mode  | 3.5     | -     | -                 | ns   |
| t <sub>a(SO</sub>                            | Data output access time              | Slave mode  | 15      | -     | 36                |      |
| t <sub>dis(SO)</sub>                         | Data output disable time             | Slave mode  | 10      | -     | 30                |      |
| +  |                                      | Slave mode<br>1.65 V <v<sub>DD&lt;3.6 V</v<sub>             | -       | 18    | 41                |      |
| ۲v(SO)                                       | Data output valid time               | Slave mode<br>2.7 V <v<sub>DD&lt;3.6 V</v<sub>              | -       | 18    | 25                |      |
| t <sub>v(MO)</sub>                           |                                      | Master mode   | -       | 4     | 7                 |      |
| t <sub>h(SO)</sub>                           | Data output hold time                | Slave mode  | 10      | -     | -                 |      |
| t <sub>h(MO)</sub>                           |                                      | Master mode   | 0       | -     | -                 |      |

| Table 74 | . SPI characteristics in voltage Range 1 <sup>(</sup> | 1) | ) |
|----------|---|----|---|
|----------|---|----|---|

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while  $Duty_{(SCK)} = 50\%$ .





Figure 33. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}.}$ 





Figure 35. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}}$ 



# Table 82. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ballgrid array package mechanical data (continued)

| Symbol |     | millimeters |       |     | inches <sup>(1)</sup> |        |
|--------|-----|-------------|-------|-----|-----------------------|--------|
| Symbol | Min | Тур         | Max   | Min | Тур                   | Max    |
| ddd    | -   | -           | 0.080 | -   | -                     | 0.0031 |
| eee    | -   | -           | 0.150 | -   | -                     | 0.0059 |
| fff    | -   | -           | 0.050 | -   | -                     | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

# Figure 43. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball ,grid array recommended footprint



#### Table 83. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

| Dimension    | Recommended values  |
|--------------|---|
| Pitch        | 0.5   |
| Dpad         | 0.27 mm   |
| Dsm          | 0.35 mm typ. (depends on the soldermask registration tolerance) |
| Solder paste | 0.27 mm aperture diameter.                                      |

Note:Non solder mask defined (NSMD) pads are recommended.4 to 6 mils solder paste screen printing process.



## 7.7 UFQFPN32 package information





1. Drawing is not to scale.



### 7.8 Thermal characteristics

The maximum chip-junction temperature,  $T_{\rm J}$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$ 

Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in ° C/W,
- P<sub>D</sub> max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (P<sub>D</sub> max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $P_{I/O}$  max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual V\_{OL} / I\_{OL} and V\_{OH} / I\_{OH} of the I/Os at low and high level in the application.

| Symbol        | Parameter  | Value | Unit |
|---------------|--|-------|------|
|               | Thermal resistance junction-ambient<br>TFBGA64 - 5 x 5 mm / 0.5 mm pitch       | 61    |      |
|               | Thermal resistance junction-ambient<br>LQFP64 - 10 x 10 mm / 0.5 mm pitch      | 45    |      |
|               | Thermal resistance junction-ambient<br>Standard WLCSP36 - 0.4 mm pitch         | 63    |      |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>Thin WLCSP36 - 0.4 mm pitch             | 59    | °C/W |
|               | <b>Thermal resistance junction-ambient</b><br>LQFP48 - 7 x 7 mm / 0.5 mm pitch | 55    |      |
|               | <b>Thermal resistance junction-ambient</b><br>LQFP32 - 7 x 7 mm / 0.8 mm pitch | 57    |      |
|               | Thermal resistance junction-ambient<br>UFQFPN32 - 5 x 5 mm / 0.5 mm pitch      | 38    |      |

| Table 91. | Thermal | characteristics |
|-----------|---------|-----------------|
|           |         |                 |

