

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	51
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 16x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TFBGA
Supplier Device Package	64-TFBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l052r6h6




Figure 1. STM32L052x6/8 block diagram



#### Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5  $\mu$ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

#### Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

#### Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.



Table 5. Functionalities depending on the working mode (from Run/active down to standby) <sup>(1)</sup>

			Low-	Low-		Stop	5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Υ		Y					
Flash memory	0	0	0	0			ı	
RAM	Υ	Y	Y	Y	Υ		-	
Backup registers	Υ	Y	Y	Y	Υ		Υ	
EEPROM	0	0	0	0				
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0			-	
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Υ	Y	Υ	Y
High Speed Internal (HSI)	0	0			(2)			
High Speed External (HSE)	0	0	0	0				
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	0	0		0	
Multi-Speed Internal (MSI)	0	0	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y	Υ			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
USB	0	0				0	1	
USART	0	0	0	0	O <sup>(3)</sup>	0	ŀ	
LPUART	0	0	0	0	O <sup>(3)</sup>	0	1	
SPI	0	0	0	0			-	
I2C	0	0	0	0	O <sup>(4)</sup>	0	-	
ADC	0	0					1	
DAC	0	0	0	0	0		-	



Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)<sup>(1)</sup>

			Low-	Low-		Stop	8	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
Temperature sensor	0	0	0	0	0			
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0 0		0	0
WWDG	0	0	0	0				
Touch sensing controller (TSC)	0	0						
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs		3.5 µs	50 μs	
						4 μΑ (No ) V <sub>DD</sub> =1.8 V		28 μΑ (No ) V <sub>DD</sub> =1.8 V
Consumption	Down to 140 µA/MHz	Down to 37 µA/MHz	Down to	Down to		β μΑ (with ) V <sub>DD</sub> =1.8 V		5 μΑ (with ) V <sub>DD</sub> =1.8 V
V <sub>DD</sub> =1.8 to 3.6 V (Typ)	(from Flash memory)	(from Flash memory)	8 μΑ	4.5 μA		4 μΑ (No ) V <sub>DD</sub> =3.0 V		29 μΑ (No ) V <sub>DD</sub> =3.0 V
						(with RTC) DD=3.0 V		5 μA (with ) V <sub>DD</sub> =3.0 V

- 2. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep
- 4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

<sup>&</sup>quot;Y" = Yes (enable).
"O" = Optional can be enabled/disabled by software)
"-" = Not available

# 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. STM32L0xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
	LPTIM	Timer input channel, trigger from analog signals comparison	Υ	Y	Y	Y	Υ
TIMx	TIMx	Timer triggered by other timer	Y	Υ	Y	Y	-
DTO	TIM21	Timer triggered by Auto wake-up	Y	Υ	Y	Y	-
RTC	LPTIM	Timer triggered by RTC event	Y	Υ	Y	Y	Υ
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-
USB	CRS/HSI48	the clock recovery system trims the HSI48 based on USB SOF	Y	Y	-	-	-
	TIMx	Timer input channel and trigger	Y	Υ	Y	Y	-
GPIO	LPTIM	Timer input channel and trigger	Y	Υ	Y	Y	Υ
	ADC,DAC	Conversion trigger	Υ	Y	Y	Y	-

## 3.8 Memories

The STM32L052x6/8 devices have the following features:

- 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 32 or 64 Kbytes of embedded Flash program memory
  - 2 Kbytes of data EEPROM
  - Information block containing 32 user and factory options bytes plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.
  - The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

## 3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- · Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using SPI1(PA4, PA5, PA6, PA7) or SPI2 (PB12, PB13, PB14, PB15), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32™ microcontroller system memory boot mode AN2606 for details.



Table 16. STM32L052x6/8 pin definitions (continued)

		Pin Nu	ımber							(continuea)	
LQFP32	UFQFN32	WLCSP36 <sup>(1)</sup>	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	5	5	C1	PH0-OSC_IN (PH0)	I/O	TC	-	USB_CRS_SYNC	OSC_IN
-	ı	-	6	6	D1	PH1-OSC_OUT (PH1)	I/O	TC	-	-	OSC_OUT
4	4	C6	7	7	E1	NRST	I/O	RST	-	-	-
-	-	-	-	8	E3	PC0	I/O	FT	-	LPTIM1_IN1, EVENTOUT, TSC_G7_IO1	ADC_IN10
-	-	-	-	9	E2	PC1	I/O	FT	-	LPTIM1_OUT, EVENTOUT, TSC_G7_IO2	ADC_IN11
-	-	-	-	10	F2	PC2	I/O	FT	-	LPTIM1_IN2, SPI2_MISO/I2S2_MC K, TSC_G7_IO3	ADC_IN12
-	-	-	-	11	-	PC3	I/O	FT	-	LPTIM1_ETR, SPI2_MOSI/I2S2_SD, TSC_G7_IO4	ADC_IN13
-	-	-	8	12	F1	VSSA	S	-	-	-	-
-	ı	E6	ı	-	G1	VREF+	S	-	-	-	-
5	5	D5	9	13	H1	VDDA	S	-	-	-	-
6	6	D4	10	14	G2	PA0	I/O	тс	-	TIM2_CH1, TSC_G1_IO1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6 , ADC_IN0, RTC_TAMP2/ WKUP1
7	7	F6	11	15	H2	PA1	I/O	FT	-	EVENTOUT, TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE, TIM21_ETR	COMP1_INP, ADC_IN1
8	8	E5	12	16	F3	PA2	I/O	FT	-	TIM21_CH1, TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT	COMP2_INM6 , ADC_IN2

#### 6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) OUT Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories)  $V_{\underline{D}\underline{D}}$ Regulator N × 100 nF  $+ 1 \times 10 \mu F$  $V_{\text{DDA}}$  $V_{DDA}$ V<sub>REF+</sub> 100 nF Analog: + 1 µF RC,PLL,COMP, ADC/ 100 nF  $V_{\mathsf{REF}}$ DAC  $V_{SSA}$  $V_{\text{SS}} \\$ USB transceiver  $V_{\text{DD\_USB}}$ MSv34738V1

Figure 12. Power supply scheme

#### **Current consumption measurement** 6.1.7




Figure 13. Current consumption measurement scheme

Symbol	Parameter Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit
		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0.41	1	
	Supply current in Stop mode	T <sub>A</sub> = 55°C	0.63	2.1	
I <sub>DD</sub> (Stop)		T <sub>A</sub> = 85°C	1.7	4.5	μΑ
		T <sub>A</sub> = 105°C	4 9.6		
		T <sub>A</sub> = 125°C	11	24 <sup>(2)</sup>	

Table 36. Typical and maximum current consumptions in Stop mode

- 1. Guaranteed by characterization results at 125 °C, unless otherwise specified.
- 2. Guaranteed by test in production.

Figure 17.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive





Figure 18.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF



68/144 DocID025936 Rev 7

Table 37. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditi	ons	Тур	Max <sup>(1)</sup>	Unit
			$T_A = -40 \text{ to } 25^{\circ}\text{C}$	1.3	1.7	
		Independent watchdog and LSI enabled	T <sub>A</sub> = 55 °C	-	2.9	
			T <sub>A</sub> = 85 °C	-	3.3	
			T <sub>A</sub> = 105 °C	-	4.1	
I <sub>DD</sub>	Supply current in Standby mode		T <sub>A</sub> = 125 °C	-	8.5	
(Standby)			$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0.29	0.6	- μA - -
			T <sub>A</sub> = 55 °C	0.32	0.9	
		Independent watchdog and LSI OFF	T <sub>A</sub> = 85 °C	0.5	2.3	
			T <sub>A</sub> = 105 °C	0.94	3	
			T <sub>A</sub> = 125 °C	2.6	7	

<sup>1.</sup> Guaranteed by characterization results at 125  $^{\circ}$ C, unless otherwise specified

Table 38. Average current consumption during Wakeup

Symbol	parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
	Supply current during Wakeup from Stop mode	HSI/4	0,7	
I <sub>DD</sub> (Wakeup from Stop)		MSI clock = 4,2 MHz	0,7	
, ,		MSI clock = 1,05 MHz	0,4	
		MSI clock = 65 KHz	0,1	mA
I <sub>DD</sub> (Reset)	Reset pin pulled down	-	0,21	
I <sub>DD</sub> (Power-up)	BOR ON	-	0,23	
I <sub>DD</sub> (Wakeup from StandBy)	With Fast wakeup set	MSI clock = 2,1 MHz	0,5	
	With Fast wakeup disabled	MSI clock = 2,1 MHz	0,12	

## Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 45*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(2)</sup>	Min <sup>(2)</sup>	Тур	Max	Unit
$f_{LSE}$	LSE oscillator frequency		-	32.768	-	kHz
		LSEDRV[1:0]=00 lower driving capability	-	-	0.5	
G	Maximum critical crystal transconductance	LSEDRV[1:0]= 01 medium low driving capability	-	-	0.75	uA/V
G <sub>m</sub>		LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μΑνν
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	s

Table 45. LSE oscillator characteristics<sup>(1)</sup>

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 22. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.



<sup>1.</sup> Guaranteed by design.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Guaranteed by characterization results. t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

## 6.3.7 Internal clock source characteristics

The parameters given in *Table 46* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 25*.

# High-speed internal 16 MHz (HSI16) RC oscillator

Table 46. 16 MHz HSI16 oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI16</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
TRIM <sup>(1)(2)</sup>	HSI16 user-	Trimming code is not a multiple of 16	1	±0.4	0.7	%
	trimmed resolution	Trimming code is a multiple of 16	-	-	±1.5	%
		$V_{DDA}$ = 3.0 V, $T_A$ = 25 °C	-1 <sup>(3)</sup>	-	1 <sup>(3)</sup>	%
	Accuracy of the factory-calibrated HSI16 oscillator	$V_{DDA} = 3.0 \text{ V}, T_A = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
۸۵۵		$V_{DDA}$ = 3.0 V, $T_A$ = -10 to 70 °C	-2	-	2	%
ACC <sub>HSI16</sub>		$V_{DDA}$ = 3.0 V, $T_A$ = -10 to 85 °C	-2.5	-	2	%
		$V_{DDA}$ = 3.0 V, $T_{A}$ = -10 to 105 °C	-4	-	2	%
		V <sub>DDA</sub> = 1.65 V to 3.6 V T <sub>A</sub> = -40 to 125 °C	-5.45	-	3.25	%
t <sub>SU(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator startup time	-		3.7	6	μs
I <sub>DD(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator power consumption	-	ı	100	140	μΑ

<sup>1.</sup> The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

- 2. Guaranteed by characterization results.
- 3. Guaranteed by test in production.

Figure 23. HSI16 minimum and maximum value versus temperature 4.009 3.00% 2.00% 1.65V min 0,00 3V typ 60 20 40 120 3.6V max 1.65V max ■ 3.6V min 4 00 5.00% -6.00% MSv34791V1

577




Figure 27. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 62. Otherwise the reset will not be taken into account by the device.

## 6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 63* are derived from tests performed under ambient temperature, f<sub>PCLK</sub> frequency and V<sub>DDA</sub> supply voltage conditions summarized in *Table 25: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

**Table 63. ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Analog supply voltage for	Fast channel	1.65	-	3.6	V
$V_{DDA}$	ADC ON	Standard channel	1.75 <sup>(1)</sup>	-	3.6	]
	Current consumption of the	1.14 Msps	-	200	-	
	ADC on V <sub>DDA</sub> and V <sub>REF+</sub>	10 ksps	-	40	-	Ī
IDDA (ADC)	Current consumption of the	1.14 Msps	-	70	-	- μΑ
	ADC on V <sub>DD</sub> <sup>(2)</sup>	10 ksps	-	1	-	
		Voltage scaling Range 1	0.14	-	16	
$f_{ADC}$	ADC clock frequency	Voltage scaling Range 2	0.14	-	8	MHz
		Voltage scaling Range 3	0.14	-	4	
f <sub>S</sub> <sup>(3)</sup>	Sampling rate	12-bit resolution	0.01	-	1.14	MHz
f <sub>TRIG</sub> <sup>(3)</sup>	External trigger frequency	f <sub>ADC</sub> = 16 MHz, 12-bit resolution	-	-	941	kHz
		-	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range	-	0	-		V
R <sub>AIN</sub> <sup>(3)</sup>	External input impedance	See Equation 1 and Table 64 for details	-	-	50	kΩ

92/144 DocID025936 Rev 7

Table 63. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>ADC</sub> <sup>(3)(4)</sup>	Sampling switch resistance	-	-	-	1	kΩ
C <sub>ADC</sub> <sup>(3)</sup>	Internal sample and hold capacitor	-	-	-	8	pF
t <sub>CAL</sub> (3)(5)	Calibration time	f <sub>ADC</sub> = 16 MHz		5.2		μs
CAL` /` /	Calibration time	-		83		1/f <sub>ADC</sub>
		ADC clock = HSI16	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	i	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	-
W <sub>LATENCY</sub> <sup>(6)</sup>	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
		ADC clock = PCLK/4	-	8.5	-	f <sub>PCLK</sub> cycle
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	0.266			μs
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2$	8.5			1/f <sub>PCLK</sub>
t <sub>latr</sub> <sup>(3)</sup>		$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516			μs
		$f_{ADC} = f_{PCLK}/4$		16.5		
		f <sub>ADC</sub> = f <sub>HSI16</sub> = 16 MHz	0.252	-	0.260	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	f <sub>ADC</sub> = f <sub>HSI16</sub>	-	1	-	1/f <sub>HSI16</sub>
ts <sup>(3)</sup>	Compling time	f <sub>ADC</sub> = 16 MHz	0.093	-	10.03	μs
ξ <sub>S</sub> (σ)	Sampling time	-	1.5	-	160.5	1/f <sub>ADC</sub>
t <sub>UP_LDO</sub> (3)(5)	Internal LDO power-up time	-	-	-	10	μs
t <sub>STAB</sub> (3)(5)	ADC stabilization time	-		14	•	1/f <sub>ADC</sub>
+ (3)	Total conversion time	f <sub>ADC</sub> = 16 MHz, 12-bit resolution	0.875 -		10.81	μs
t <sub>ConV</sub> <sup>(3)</sup>	(including sampling time)	12-bit resolution	14 to 173 (t <sub>S</sub> for successive			1/f <sub>ADC</sub>

<sup>1.</sup> V<sub>DDA</sub> minimum value can be decreased in specific temperature conditions. Refer to *Table 64: RAIN max for fADC = 16 MHz*.

<sup>2.</sup> A current consumption proportional to the APB clock frequency has to be added (see *Table 39: Peripheral current consumption in Run or Sleep mode*).

<sup>3.</sup> Guaranteed by design.

Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 64: RAIN max for fADC = 16 MHz.

<sup>5.</sup> This parameter only includes the ADC timing. It does not take into account register access latency.

<sup>6.</sup> This parameter specifies the latency to transfer the conversion result into the ADC\_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.

# 6.3.17 Temperature sensor characteristics

Table 67. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 68. Temperature sensor characteristics

Symbol	Parameter		Тур	Max	Unit
$T_{L}^{(1)}$	V <sub>SENSE</sub> linearity with temperature		±1	<u>+2</u>	°C
Avg_Slope <sup>(1)</sup>	Average slope		1.61	1.75	mV/°C
V <sub>130</sub>	Voltage at 130°C ±5°C <sup>(2)</sup>		670	700	mV
I <sub>DDA(TEMP)</sub> (3)	Current consumption		3.4	6	μA
t <sub>START</sub> (3)	Startup time		-	10	110
T <sub>S_temp</sub> <sup>(4)(3)</sup>	ADC sampling time when reading the temperature	10	-	-	μs

- 1. Guaranteed by characterization results.
- 2. Measured at  $V_{DD}$  = 3 V  $\pm 10$  mV. V130 ADC conversion result is stored in the TS\_CAL2 byte.
- 3. Guaranteed by design.
- 4. Shortest sampling time can be determined in the application by multiple iterations.

# 6.3.18 Comparators

Table 69. Comparator 1 characteristics

radio ou companator i onaracionesto						
Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kΩ
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	- K52
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	$V_{DDA}$	V
t <sub>START</sub>	Comparator startup time	-	-	7	10	
td	Propagation delay <sup>(2)</sup>	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions	$\begin{split} V_{DDA} &= 3.6 \text{ V}, V_{IN+} = 0 \text{ V}, \\ V_{IN-} &= V_{REFINT}, T_A = 25 \ ^{\circ}\text{C} \end{split}$	0	1.5	10	mV/1000 h
I <sub>COMP1</sub>	Current consumption <sup>(3)</sup>	-	-	160	260	nA

<sup>1.</sup> Guaranteed by characterization.

<sup>3.</sup> Comparator consumption only. Internal reference voltage not included.



<sup>2.</sup> The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

The analog spike filter is compliant with I<sup>2</sup>C timings requirements only for the following voltage ranges:

- Fast mode Plus: 2.7 V ≤V<sub>DD</sub> ≤3.6 V and voltage scaling Range 1
- Fast mode:
  - 2 V ≤V<sub>DD</sub> ≤3.6 V and voltage scaling Range 1 or Range 2.
  - V<sub>DD</sub> < 2 V, voltage scaling Range 1 or Range 2, C<sub>load</sub> < 200 pF.

In other ranges, the analog filter should be disabled. The digital filter can be used instead.

Note: In Standard mode, no spike filter is required.

Table 72. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
		Range 1		260 <sup>(3)</sup>	
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	Range 2	50 <sup>(2)</sup>	-	ns
	3	Range 3		-	

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below  $t_{\text{AF}(\text{min})}$  are filtered.
- 3. Spikes with widths above  $t_{AF(max)}$  are not filtered

## **USART/LPUART** characteristics

The parameters given in the following table are guaranteed by design.

Table 73. USART/LPUART characteristics

Symbol	Parameter	Conditions	Тур	Max	Unit	
	Wakeup time needed to calculate the maximum USART/LPUART baudrate allowing to wake up from Stop mode when the USART/LPUART is clocked by HSI	Stop mode with main regulator in Run mode, Range 2 or 3	-	8.7		
twillsart		Stop mode with main regulator in Run mode, Range 1	-	8.1	μѕ	
		Stop mode with main regulator in low-power mode, Range 2 or 3	1	12		
			Stop mode with main regulator in low-power mode, Range 1	-	11.4	



Table 76. SPI characteristics in voltage Range 3 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCK</sub>	CDI plant fraguancy	Master mode			2	MHz
1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	-	-	2 <sup>(2)</sup>	IVITZ
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input setup time	Master mode	1.5	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	6	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	13.5	-	-	
t <sub>h(SI)</sub>	Data input hold time	Slave mode	16	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	30	-	70	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	40	-	80	
t <sub>v(SO)</sub>	Data output valid time	Slave mode	-	30	70	
t <sub>v(MO)</sub>		Master mode	-	7	9	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	25	-	-	
t <sub>h(MO)</sub>	Data output noid time	Master mode	8	-	-	

<sup>1.</sup> Guaranteed by characterization results.

The maximum SPI clock frequency in slave transmitter mode is determined by the sum of t<sub>v(SO)</sub> and t<sub>su(MI)</sub> which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t<sub>su(MI)</sub> = 0 while Duty<sub>(SCK)</sub> = 50%.

### **USB** characteristics

The USB interface is USB-IF certified (full speed).

Table 78. USB startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB transceiver startup time	1	μs


<sup>1.</sup> Guaranteed by design.

Table 79. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit		
Input leve	Input levels						
V <sub>DD</sub>	USB operating voltage	-	3.0	3.6	V		
V <sub>DI</sub> <sup>(2)</sup>	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-			
V <sub>CM</sub> <sup>(2)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	V		
V <sub>SE</sub> <sup>(2)</sup>	Single ended receiver threshold	-	1.3	2.0			
Output lev	Output levels						
V <sub>OL</sub> <sup>(3)</sup>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	0.3	V		
V <sub>OH</sub> <sup>(3)</sup>	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	3.6	] <b>'</b>		

- 1. All the voltages are measured from the local ground potential.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by test in production.
- 4.  $R_L$  is the load connected on the USB drivers.

Figure 38. USB timings: definition of data signal rise and fall time



112/144 DocID025936 Rev 7



# 7.8 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in ° C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_\mathsf{I/O} \; \mathsf{max} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma ((\mathsf{V}_\mathsf{DD} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	61	
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient Standard WLCSP36 - 0.4 mm pitch	63	
$\Theta_{\sf JA}$	Thermal resistance junction-ambient Thin WLCSP36 - 0.4 mm pitch	59	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	
	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm / 0.8 mm pitch	57	
	Thermal resistance junction-ambient UFQFPN32 - 5 x 5 mm / 0.5 mm pitch	38	

Table 91. Thermal characteristics

Table 93. Document revision history (continued)

Date	Revision	Changes
05-Sep-2014	4	Extended operating temperature range to 125 °C.  Updated minimum ADC operating voltage to 1.65 V.  Changed number of I2S interface from 1 to 0 in Table 2: Ultra-low-power STM32L052x6/x8 device features and peripheral counts.  Replaced USART3 by LPUART1 in Table 16: STM32L052x6/8 pin definitions and LPUART by LPUART1 in Table 17: Alternate function port A, Table 18: Alternate function port B, Table 19: Alternate function port C, Table 20: Alternate function port D and Table 21: Alternate function port C, Table 20: Alternate function port D and Table 21: Alternate function port A.  Updated temperature range in Section 1: Description, Table 2: Ultra-low-power STM32L052x6/x8 device features and peripheral counts.  Updated PD, TA and TJ to add range 3 in Table 25: General operating conditions. Added range 3 in Table 53: Flash memory and data EEPROM endurance and retention, Table 92: STM32L052x6/8 ordering information scheme. Update note 1 in Table 29: Current consumption in Run mode, code with data processing running from Flash, Table 31: Current consumption in Run mode, code with data processing running from RAM, Table 33: Current consumption in Sleep mode, Table 34: Current consumption in Low-power run mode, Table 36: Typical and maximum current consumptions in Standby mode and Table 41: Low-power mode wakeup timings. Updated Figure 16: IDD vs VDD, at TA= 25/55/85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 17: IDD vs VDD, at TA= 25/55/85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 17: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive, Figure 18: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive, Figure 18: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF. Updated Table 40: Peripheral current consumption in Standby mode and Table 43: Low-speed external user clock characterist

