



Welcome to **E-XFL.COM**

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	125
Number of Logic Elements/Cells	1000
Total RAM Bits	65536
Number of I/O	37
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	49-VFBGA
Supplier Device Package	49-UCBGA (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lm1k-cm49

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1-1. iCE40LM Family Selection Guide

Part Number	iCE40LM1K	iCE40LM2K	iCE40LM4K
Logic Cells (LUT + Flip-Flop)	1000	2000	3520
RAM4K Memory Blocks	16	20	20
RAM4K RAM Bits	64K	80K	80K
Package		Programmable I/O Count	
25-pin WLCSP, 1.71 x 1.71 mm, 0.35mm	18	18	18
36-pin ucBGA, 2.5 x 2.5 mm, 0.40mm	28	28	28
49-pin ucBGA, 3 x 3 mm, 0.40mm	37	37	37

Introduction

The iCE40LM family of ultra-low power FPGAs has three devices with densities ranging from 1000 to 3520 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices also feature Embedded Block RAM (EBR), two Strobe Generators (LPSG, HSSG), two hardened I²C Controllers and two hardened SPI Controllers. These features allow the devices to be used in low-cost, high-volume consumer and mobile applications,

The iCE40LM devices are fabricated on a 40nm CMOS low power process. The device architecture has several features such as user configurable I²C and SPI Controllers, either as master or slave, and two Strobe Generators.

The iCE40LM FPGAs are available in very small form factor packages, with the smallest in 25-pin WLCSP. The 25-pin WLCSP package has a 0.35mm ball pitch, resulting to an overall package size of 1.71mm x 1.71mm that easily fits into a lot of mobile applications. Table 1-1 shows the LUT densities, package and I/O pin count.

The iCE40LM devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40LM family of devices. Popular logic synthesis tools provide synthesis library support for iCE40LM. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40LM device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.


Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40LM FPGA family. Lattice also can provide fully verified bit-stream for some of the widely used target functions in mobile device applications, such as ultra-low power sensor management, gesture recognition, IR remote, barcode emulator functions. Users can use these functions as offered by Lattice, or they can use the design to create their own unique required functions. For more information regarding Lattice's Reference Designs or fully-verified bitstreams, please contact your local Lattice representative.



PLB Blocks

The core of the iCE40LM device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram



Logic Cells

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUTs to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

Table 2-1. Logic Cell Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	10, 11, 12, 13	Inputs to LUT
Input	Control signal	Enable	Clock enable shared by all LCs in the PLB
Input	Control signal	Set/Reset ¹	Asynchronous or synchronous local set/reset shared by all LCs in the PLB.
Input	Control signal	Clock	Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB
Input	Inter-PLB signal	FCIN	Fast carry in
Output	Data signals	0	LUT or registered output
Output	Inter-PFU signal	FCOUT	Fast carry out

^{1.} If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.



Routing

There are many resources provided in the iCE40LM devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

Clock/Control Distribution Network

Each iCE40LM device has six global inputs, two pins on the top bank and four pins on the bottom bank

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as Gxx and the global buffers are identified as GBUF[7:0]. These six inputs may be used as general purpose I/O if they are not used to drive the clock nets.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input. GBUF[7:6, 3:0] can connect directly to G[7:6, 3:0] pins respectively. GBUF4 and GBUF5 can connect to the two on-chip Strobe Generators (GBUF4 connects to LPSG, GBUF5 connects to HSSG).

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

Global Buffer	LUT Inputs	Clock	Clock Enable	Reset
GBUF0		✓	✓	
GBUF1		✓		✓
GBUF2		✓	✓	
GBUF3	Yes, any 4 of 8	✓		✓
GBUF4	GBUF Inputs	✓	✓	
GBUF5		✓		✓
GBUF6		✓	✓	
GBUF7		✓		✓

The maximum frequency for the global buffers are shown in the iCE40LM External Switching Characteristics tables later in this document.

Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40LM device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40LM device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.



RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines. 0 = write bit; 1 = don't write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

The iCE40LM EBR block functions the same as EBR blocks in the iCE40 family. For further information on the sys-MEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.



Figure 2-6. iCE I/O Register Block Diagram




Table 2-6. PIO Signal List

Pin Name	I/O Type	Description
OUTPUT_CLK	Input	Output register clock
CLOCK_ENABLE	Input	Clock enable
INPUT_CLK	Input	Input register clock
OUTPUT_ENABLE	Input	Output enable
D_OUT_0/1	Input	Data from the core
D_IN_0/1	Output	Data to the core
LATCH_INPUT_VALUE	Input	Latches/holds the Input Value

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems with LVCMOS interfaces.



User I²C IP

The iCE40LM devices have two I²C IP cores. Either of the two cores can be configured either as an I²C master or as an I²C slave. Both I²C cores have preassigned pins, or user can select different pins, when the core is used.

When the IP core is configured as master, it will be able to control other devices on the I²C bus through the preassigned pin interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I²C Master. The I²C cores support the following functionality:

- Master and Slave operation
- · 7-bit and 10-bit addressing
- Multi-master arbitration support
- · Clock stretching
- Up to 400 KHz data transfer speed
- · General Call support

For further information on the User I²C, please refer to TN1274, iCE40LM SPI/I2C Hardened IP Usage Guide.

User SPI IP

The iCE40LM devices have two SPI IP cores. Both SPI cores have preassigned pins, or user can select different pins, when the SPI core is used. Both SPI IP core can be configured as a SPI master or as a slave. When the SPI IP core is configured as a master, it controls the other SPI enabled devices connected to the SPI Bus. When SPI IP core is configured as a slave, the device will be able to interface to an external SPI master.

The SPI IP core supports the following functions:

- Configurable Master and Slave modes
- · Full-Duplex data transfer
- · Mode fault error flag with CPU interrupt capability
- · Double-buffered data register
- · Serial clock with programmable polarity and phase
- · LSB First or MSB First Data Transfer

For further information on the User SPI, please refer to TN1274, iCE40LM SPI/I2C Hardened IP Usage Guide.

High Drive I/O Pins

The iCE40LM family devices offer 3 High Drive (HD) outputs in each device in the family. The HD outputs are ideal to drive LED signals on mobile application.

These HD outputs can be driven in different drive modes. The default is standard drive, which source/sink 8mA current nominally. When HD drive option is selected, these HD outputs can source/sink 24mA current nominally.

The pins on the HD I/Os are labeled with HD in it.

Power On Reset

iCE40LM devices have power-on reset circuitry to monitor V_{CC} , V_{CCIO_2} and V_{CC_SPI} voltage levels during power-up and operation. At power-up, the POR circuitry monitors these voltage levels. It then triggers download from the external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.



iCE40LM Configuration

This section describes the programming and configuration of the iCE40LM family.

Device Configuration

There are various ways to configure the Configuration RAM (CRAM) including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40LM, please see TN1248, iCE40 Programming and Configuration.

Power Saving Options

The iCE40LM devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 2-9 describes the function of these features.

Table 2-9. iCE40LM Power Saving Features Description

Device Subsystem	Feature Description			
IPLI	When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value.			
iCEGate	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.			



iCE40LM Family Data Sheet DC and Switching Characteristics

October 2013 Advance Data Sheet DS1045

Absolute Maximum Ratings^{1, 2, 3}

Supply Voltage V _{CC}
Output Supply Voltage V _{CCIO} and V _{CC_SPI}
PLL Power Supply, V _{CCPLL}
I/O Tri-state Voltage Applied
Dedicated Input Voltage Applied
Storage Temperature (Ambient)
Junction Temperature (T _J)

^{1.} Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Recommended Operating Conditions¹

Symbol	Parameter			Max.	Units
V _{CC} ¹	Core Supply Voltage		1.14	1.26	V
V _{CCIO} ^{1, 2, 3}	I/O Driver Supply Voltage	V _{CCIO_0} , V _{CCIO_2}	1.71	3.46	V
V _{CCPLL} ⁴	PLL Power Supply Voltage		1.14	1.26	V
V _{CC_SPI} ⁵	Config SPI port Power Supply Voltage		1.71	3.46	V
t _{JIND}	Junction Temperature Industrial Operation		-40	100	°C

^{1.} Like power supplies must be tied together. V_{CC} to V_{CCIO_0} to V_{CCIO_2} if they are at same supply voltage.

Power Supply Ramp Rates¹

Symbol	Parameter	Min.	Max.	Units
t _{RAMP}	Power supply ramp rates for all power supplies.	0.6	10	V/ms

^{1.} Assumes monotonic ramp rates.

^{2.} Compliance with the Lattice Thermal Management document is required.

^{3.} All voltages referenced to GND.

^{2.} See recommended voltages by I/O standard in subsequent table.

^{3.} V_{CCIO} pins of unused I/O banks should be connected to the V_{CC} power supply on boards.

^{4.} For 25-pin WLCSP, PLL is not supported.

^{5.} For 25-pin WLCSP, V_{CC_SPI} is connected to V_{CCIO_2} on the package. For all other packages, V_{CC_SPI} is used to power the SPI1 ports in both configuration mode and user mode.



Supply Current 1, 2, 3, 4

Symbol Parameter		Typ. VCC⁴	Units
I _{CCSTDBY}	Core Power Supply Static Current	100	μΑ
I _{CCPLLSTDBY}	PLL Power Supply Static Current		μΑ
I _{CCIOSTDBY} , I _{CC_SPISTDBY}	V _{CCIO} , V _{CC_SPI} Power Supply Static Current		μΑ
I _{CCPEAK}	Core Power Supply Startup Peak Current		μΑ
I _{CCPLLPEAK}	PLL Power Supply Startup Peak Current		μΑ
I _{CCIOPEAK} , I _{CC_SPIPEAK}	V _{CCIO} , V _{CC_SPI} Power Supply Startup Peak Current		μΑ

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3. TJ = 25°C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5. For 25-pin WLCSP, V_{CCPLL} is tied internally on the package, and V_{CC_SPI} is also connected to V_{CCIO_2} on the package.

User I²C Specifications

Parameter		spec (STD Mode)			spec (FAST Mode)			
Symbol	Parameter Description	Min	Тур	Max	Min	Тур	Max	Units
f _{SCL}	Maximum SCL clock frequency	_	_	100	_	_	400	KHz
t _{HI}	SCL clock HIGH Time	4	_		0.6		_	us
t _{LO}	SCL clock LOW Time	4.7	_		1.3		_	us
t _{SU,DAT}	Setup time (DATA)	250	_		100		_	ns
t _{HD,DAT}	Hold time (DATA)	0	_		0		_	ns
t _{SU,STA}	Setup time (START condition)	4.7	_	_	0.6	_	_	us
t _{HD,STA}	Hold time (START condition)	4	_	_	0.6	_	_	us
t _{SU,STO}	Setup time (STOP condition)	4	_	_	0.6	_	_	us
t _{BUF}	Bus free time between STOP and START	4.7	_	_	1.3	_	_	us
t _{CO,DAT}	SCL LOW to DATAOUT valid	_	_	3.4	_	_	0.9	us

User SPI Specifications

Parameter Symbol	Parameter Description	Min	Тур	Max	Units
f _{MAX}	Maximum SCK clock frequency	_	_	45	MHz
t _{HI}	HIGH period of SCK clock	9	_	_	ns
t _{LO}	LOW period of SCK clock	9	_	_	ns
t _{SUmaster}	Setup time (master mode)	2	_	_	ns
t _{HOLDmaster}	Hold time (master mode)	5	_	_	ns
t _{SUslave}	Setup time (slave mode)	2	_	_	ns
t _{HOLDslave}	Hold time (slave mode)	5	_	_	ns
t _{SCK2OUT}	SCK to out (slave mode)	_	_	13.5	ns



sysIO Recommended Operating Conditions

	V _{CCIO} (V)				
Standard	Min.	Тур.	Max.		
LVCMOS 3.3	3.14	3.3	3.46		
LVCMOS 2.5	2.37	2.5	2.62		
LVCMOS 1.8	1.71	1.8	1.89		

sysIO Single-Ended DC Electrical Characteristics

Input/	· '- '- '- '- '- '- '- '- '- '- '- '- '-		V _{IL}		/ _{IH} ¹	\/ NA	\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
Output Standard Min. (V)		Max. (V)	Min. (V) Max. (V)		V _{OL} Max. (V)	V _{OH} Min. (V)	I _{OL} Max. (mA)	I _{OH} Max. (mA)	
LVCMOS 3.3	-0.3	0.8	2.0 V _{CCIO} + 0.2V —	0.4	V _{CCIO} - 0.5	8	-8		
LV CIVICO 3.3	-0.5	0.6		0.2	V _{CCIO} - 0.2	0.1	-0.1		
LVCMOS 2.5	-0.3	0.7	1.7 V _{CCIO} + 0.2V	0.4	V _{CCIO} - 0.5	6	-6		
LV CIVIOS 2.5		0.7		0.7 V _{CCIO} + 0.2	0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 1.8	-0.3	0.35V _{CCIO}	0.65V _{CCIO} V _{CCIO} + 0.2V	0.4	V _{CCIO} - 0.4	4	-4		
EVOIVIOU 1.0	-0.5	0.00 (CCIO	0.03 A CCIO	VCCIO + 0.2 V	0.2	V _{CCIO} - 0.2	0.1	-0.1	

^{1.} Some products are clamped to a diode when V_{IN} is larger than $V_{CCIO.}$

Typical Building Block Function Performance^{1, 2}

Pin-to-Pin Performance (LVCMOS25)

Function	Timing	Units
Basic Functions		
16-bit decoder	16.5	ns
4:1 MUX	18.0	ns
16:1 MUX	19.5	ns

Register-to-Register Performance

Function	Timing	Units	
Basic Functions		- 'I	
16:1 MUX	110	MHz	
16-bit adder	100	MHz	
16-bit counter	100	MHz	
64-bit counter	40	MHz	
Embedded Memory Functions	·	•	
256x16 Pseudo-Dual Port RAM	150	MHz	

The above timing numbers are generated using the iCECube2 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

^{2.} Using a V_{CC} of 1.14V at Junction Temp 85C.



Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

Maximum sysIO Buffer Performance¹

I/O Standard	Max. Speed	Units
	Inputs	
LVCMOS33		MHz
LVCMOS25		MHz
LVCMOS18		MHz
	Outputs	
LVCMOS33		MHz
LVCMOS25		MHz
LVCMOS18		MHz

^{1.} Measured with a toggling pattern

iCE40LM Family Timing Adders

Over Recommended Commercial Operating Conditions^{1, 2, 3}

Buffer Type	Description	Timing	Units
Input Adjusters	•		
LVCMOS33	LVCMOS, V _{CCIO} = 3.3V	0.18	nS
LVCMOS25	LVCMOS, V _{CCIO} = 2.5V	0.00	nS
LVCMOS18	LVCMOS, V _{CCIO} = 1.8V	0.19	nS
Output Adjusters	·		
LVCMOS33	LVCMOS, V _{CCIO} = 3.3V	-0.12	nS
LVCMOS25	LVCMOS, V _{CCIO} = 2.5V	0.00	nS
LVCMOS18	LVCMOS, V _{CCIO} = 1.8V	1.32	nS

^{1.} Timing adders are relative to LVCMOS25 and characterized but not tested on every device.

^{2.} LVCMOS timing measured with the load specified in Switching Test Condition table.

^{3.} Commercial timing numbers are shown.



iCE40LM External Switching Characteristics

Over Recommended Commercial Operating Conditions

Parameter	Description	Device			Units
Clocks		•			
Global Clocks					
f _{MAX_GBUF}	Frequency for Global Buffer Clock network	All devices		185	MHz
t _{W_GBUF}	Clock Pulse Width for Global Buffer	All devices	TBD	_	ns
t _{SKEW_GBUF}	Global Buffer Clock Skew Within a Device	All devices	_	650	ps
Pin-LUT-Pin Propa	gation Delay	•	•		
t _{PD}	Best case propagation delay through one LUT logic	All devices	_	14.0	ns
General I/O Pin Pa	rameters (Using Global Buffer Clock withou	it PLL)		•	•
t _{SKEW_IO}	Data bus skew across a bank of IOs	All devices	_	400	ps
t _{CO}	Clock to Output - PIO Output Register	All devices		9.0	ns
t _{SU}	Clock to Data Setup - PIO Input Register	All devices		—	ns
t _H	Clock to Data Hold - PIO Input Register	All devices	5.55	_	ns
General I/O Pin Pa	rameters (Using Global Buffer Clock with P	LL) ¹		•	•
t _{CO}	Clock to Output - PIO Output Register	All devices		TBD	ns
t _{SU}	Clock to Data Setup - PIO Output Register	All devices	TBD	_	ns
t _H	Clock to Data Hold - PIO Output Register	All devices	TBD	_	ns
1. 25-pin WLCSP pac	kage does not support PLL.	•			



sysCLOCK PLL Timing - Preliminary

Over Recommended Operating Conditions

Parameter	Descriptions	Conditions	Min.	Max.	Units
f _{IN}	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)		TBD	TBD	MHz
f _{OUT}	Output Clock Frequency (PLLOUT)		TBD	TBD	MHz
f _{VCO}	PLL VCO Frequency		TBD	TBD	MHz
f _{PFD}	Phase Detector Input Frequency		TBD	TBD	MHz
AC Characterist	tics		•		•
t _{DT}	Output Clock Duty Cycle			TBD	%
t _{PH}	Output Phase Accuracy		_	TBD	deg
	0	f _{OUT} <= 100 MHz	_	TBD	ps p-p
	Output Clock Period Jitter	f _{OUT} > 100 MHz	_	TBD	UIPP
. 1.5	Output Clark Cyala to avala litter	f _{OUT} <= 100 MHz	_	TBD	ps p-p
t _{OPJIT} 1, 5	Output Clock Cycle-to-cycle Jitter	f _{OUT} > 100 MHz	_	TBD	UIPP
	Output Clock Phase Jitter	f _{PFD} <= 25 MHz	_	TBD	ps p-p
		f _{PFD} > 25 MHz	_	TBD	UIPP
t _W	Output Clock Pulse Width	At 90% or 10%		TBD	ns
t _{LOCK} ^{2, 3}	PLL Lock-in Time		_	TBD	us
t _{UNLOCK}	PLL Unlock Time		_	TBD	ns
. 4	Input Clock Pariod litter	f _{PFD} ≥ 20 MHz	_	TBD	ps p-p
t _{IPJIT} 4	Input Clock Period Jitter	f _{PFD} < 20 MHz	_	TBD	UIPP
t _{FDTAP}	Fine Delay adjustment, per Tap		_	TBD	ps
t _{STABLE} ³	LATCHINPUTVALUE LOW to PLL Stable		_	TBD	ns
t _{STABLE_PW} ³	LATCHINPUTVALUE Pulse Width		_	TBD	ns
t _{RST}	RESET Pulse Width		TBD	TBD	ns
t _{RSTREC}	RESET Recovery Time		TBD	TBD	ns
t _{DYNAMIC_WD}	DYNAMICDELAY Pulse Width		TBD	TBD	VCO Cycles

^{1.} Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

^{2.} Output clock is valid after $\rm t_{\rm LOCK}$ for PLL reset and dynamic delay adjustment.

^{3.} At minimum f_{PFD} . As the f_{PFD} increases the time will decrease to approximately 60% the value listed.

^{4.} Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

^{5.} The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



SPI Master Configuration Time¹

Symbol	Parameter	Conditions	Max.	Units
		All devices - Low Frequency (Default)	70	ms
t _{CONFIG}	POR/CRESET_B to Device I/O Active	All devices - Medium frequency 35	35	ms
		All devices - High frequency	18	ms

^{1.} Assumes sysMEM Block is initialized to an all zero pattern if they are used.

sysCONFIG Port Timing Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
All Configurat	tion Modes			l	•	1
t _{CRESET_B}	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t _{DONE_IO}	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated		49	_	_	Cycles
Slave SPI						
^t CR_SCK	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40LM device is clearing its internal configuration memory		1200	_	_	us
f	CCLK clock frequency	Write	1	_	25	MHz
f _{MAX}	COER Clock frequency	Read ¹	_	15	_	MHz
t _{CCLKH}	CCLK clock pulsewidth HIGH		20	_	_	ns
t _{CCLKL}	CCLK clock pulsewidth LOW		20	_	_	ns
t _{STSU}	CCLK setup time		12	_	_	ns
t _{STH}	CCLK hold time		12	_	_	ns
t _{STCO}	CCLK falling edge to valid output		13	_	_	ns
Master SPI						
,	MOUVE	Low Frequency (Default)	6			MHz
f _{MCLK}	MCLK clock frequency	Medium Frequency ²	18			MHz
		High Frequency ²	31			MHz
t _{MCLK}	CRESET_B HIGH to first MCLK edge		1200	_	_	us

^{1.} Supported with 1.2V Vcc and at 25C.

^{2.} Extended range f_{MAX} Write operation support up to 53MHz with 1.2V V_{CC} and at 25C.



Switching Test Conditions

Figure 3-1 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-1.

Figure 3-1. Output Test Load, LVCMOS Standards




Table 3-1. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	CL	Timing Reference	V _T
			LVCMOS 3.3 = 1.5V	_
LVCMOS settings (L -> H, H -> L)	∞ 0 pF LVCMOS 2.5 = $V_{CCIO}/2$		LVCMOS 2.5 = V _{CCIO} /2	_
			LVCMOS 1.8 = V _{CCIO} /2	_
LVCMOS 3.3 (Z -> H)			1.5	V _{OL}
LVCMOS 3.3 (Z -> L)		1.5 V _{CCIO} /2	1.5	V _{OH}
Other LVCMOS (Z -> H)	100		V _{CCIO} /2	V _{OL}
Other LVCMOS (Z -> L)	100	υрг	V _{CCIO} /2	V _{OH}
LVCMOS (H -> Z)			V _{OH} - 0.15	V _{OL}
LVCMOS (L -> Z)			V _{OL} - 0.15	V _{OH}

Note: Output test conditions for all other interfaces are determined by the respective standards.



iCE40LM Family Data Sheet Pinout Information

October 2013 Advance Data Sheet DS1045

Signal Descriptions

Signal Name	Function	I/O	Description			
Power Supplies	1	1				
V _{CC}	Power	-	Core Power Supply			
V _{CCIO_0}	Power	-	Power Supply for I/Os in Bank 0			
V _{CCIO_2}	Power	-	Power Supply for I/Os in Bank 2			
V _{CC_SPI}	Power	-	Power supply for SPI1 ports. For 25-pin WLCSP, this signs connected to $V_{\mbox{CCIO}_2}$			
V _{CCPLL}	Power	-	Power supply for PLL. For 25-pin WLCSP, this is connected internally to V_{CC}			
GND/GNDPLL	GROUND	-	Ground			
Dedicated Configuration Sig	nals					
CRESET	Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10K-ohm pull-up resistor to $V_{\rm CCIO_2}$.			
CDONE	Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to VCCIO_2.			
SPI and Config SPI Ports						
SPI1_SCK/PIO[T/B]_x[HD]	User SPI1	I/O	In user mode, used as CLK signal on SPI interface for sensor management function.			
	Configuration	I/O	This pins is shared with device configuration. During configuration, this pin is CLK signal connecting to external SPI memory			
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O			
SPI1_MISO/PIO[T/B]_x[HD]	User SPI1	I/O	In user mode, used as Input (Master Mode) or Output (Slave Mode) signal on SPI interface for sensor management function.			
	Configuration	I/O	This pins is shared with device configuration. During configuration, this pin is Input signal connecting to external SPI memory.			
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O			
SPI1_MOSI/PIO[T/B]_x[HD]	User SPI1	I/O	In user mode, used as Output (Master Mode) or Input (Slave Mode) signal on SPI interface for sensor management function.			
	Configuration	I/O	This pins is shared with device configuration. During configuration, this pin is Output signal connecting to external SPI memory.			
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O			



Signal Name	Function	I/O	Description
SPI1_CSN/PIO[T/B]_x[HD]	User SPI1	I/O	In user mode, used as CSN signal on SPI interface for sensor management function. This pin is output pin in Master Mode, and input in in Slave Mode.
	Configuration	I/O	This pins is shared with device configuration. During configuration, this pin is CSN signal connecting to external SPI memory
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O
SPI2_SCK/PIO[T/B]_x[HD]	User SPI2	I/O	In user mode, used as CLK signal on SPI interface for sensor management function.
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O
SPI2_MISO/PIO[T/B]_x[HD]	User SPI2	I/O	In user mode, used as Input (Master Mode) or Output (Slave Mode) signal on SPI interface for sensor management function.
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O
SPI2_MOSI/PIO[T/B]_x[HD]	User SPI2	I/O	In user mode, used as Output (Master Mode) or Input (Slave Mode) signal on SPI interface for sensor management function.
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O
SPI2_CSN/PIO[T/B]_x[HD]	User SPI2	I/O	In user mode, used as CSN signal on SPI interface for sensor management function. This pin is output pin in Master Mode, and input in in Slave Mode.
	General I/O	I/O	In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O
I ² C Ports			
I2C1_SCL/PIO[T/B]_x[HD]	User I2C1	I/O	Used as CLK signal on I ² C interface for sensor management function.
	General I/O	I/O	When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O
I2C1_SDA/PIO[T/B]_x[HD]	User I2C1	I/O	Used as Data signal on I ² C interface for sensor management function.
	General I/O	I/O	When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O



Signal Name	Function	I/O	Description			
I2C2_SCL/PIO[T/B]_x[HD]	User I2C2	I/O	Used as CLK signal on I ² C interface for sensor management function.			
	General I/O	I/O	When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O			
I2C2_SDA/PIO[T/B]_x[HD]	User I2C2	I/O	Used as Data signal on I ² C interface for sensor management function.			
	General I/O	I/O	When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O			
Global Signals		•				
PIO[T/B]_x[HD]/Gn	General I/O	I/O	User can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O			
	Global Signal	I	Global input used for high fanout, or clock/reset net. n=0,1,2,3,6,7. The Gn Global input pin can drive the corresponding GBUFn global buffer.			
General Purpose I/O						
PIO[T/B]_x[HD]	General I/O	I/O	User can program this pin as general I/O pin for user functions. (x represents ball on the package)			

Pin Information Summary

				iCE40LM-1K			iCE40LM-2K			iCE40LM-4K		
Pin Type		SWG25	CM36	CM49	SWG25	CM36	CM49	SWG25	CM36	CM49		
General Purpose I/O Per Bank	Bank 0	7	15	20	7	15	20	7	15	20		
	Bank 2 ¹	11	13	17	11	13	17	11	13	17		
Total General Purpose I/Os		18	28	37	18	28	37	18	28	37		
Vcc		1	1	2	1	1	2	1	1	2		
Vccio	Bank 0	1	1	1	1	1	1	1	1	1		
	Bank 2	1	1	1	1	1	1	1	1	1		
V _{CC_SPI}		0	0	1	0	0	1	0	0	1		
V _{CCPLL}		0	1	1	0	1	1	0	1	1		
Miscellaneous Dedicated Pins		2	2	2	2	2	2	2	2	2		
GND		2	2	4	2	2	4	2	2	4		
NC		0	0	0	0	0	0	0	0	0		
Reserved		0	0	0	0	0	0	0	0	0		
Total Balls		25	36	49	25	36	49	25	36	49		
SPI Interfaces	Bank 0	0	0	0	0	0	0	0	0	0		
	Bank 2	1	1	1	2	2	2	2	2	2		
I ² C Interfaces	Bank 0	1	1	1	2	2	2	2	2	2		
	Bank 2	0	0	0	0	0	0	0	0	0		

^{1.} Including General Purpose I/Os powered by V_{CC_SPI} and V_{CCPLL}.



iCE40LM Family Data Sheet Supplemental Information

August 2013 Advance Data Sheet DS1045

For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1274, iCE40LM SPI/I2C Hardened IP Usage Guide
- TN1275, iCE40LM On-Chip Strobe Generator Usage Guide
- TN1276, iCE40LM Advanced SPI/I2C Hardened IP Usage Guide
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- iCE40LM Pinout Files
- iCE40LM Pin Migration Files
- Thermal Management document
- Lattice design tools
- Schematic Symbols



iCE40LM Family Data Sheet Revision History

October 2013 Advance Data Sheet DS1045

Date	Version	Section	Change Summary
August 2013	00.1 EAP	All	Initial release.
September 2013	00.2 EAP	All	General updates to all sections.
October 2013	01.0	All	General updates for product launch.
		Pinout Information	Updated ball map to 25-pin WLCSP.