



Welcome to **E-XFL.COM**

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 250 |
| Number of Logic Elements/Cells | 2000 |
| Total RAM Bits | 81920 |
| Number of I/O | 37 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 49-VFBGA |
| Supplier Device Package | 49-UCBGA (3x3) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lm2k-cm49 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



iCE40LM Family Data Sheet Introduction

October 2013 Advance Data Sheet DS1045

General Description

iCE40LM family is an ultra-low power FPGA and sensor manager designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. The iCE40LM family includes integrated SPI & I²C blocks to interface with virtually all mobile sensors and application processors. The iCE40LM family also features two Strobe Generators that can generates strobes in Microsecond ranges with the Low-Power Strobe Generator, and also generates strobes in Nanosecond ranges with the High-Speed Strobe Generator.

In addition, the iCE40LM family of devices includes logic to perform other functions such as mobile bridging, antenna tuning, GPIO expansion, motion/gesture recognition, IR remote control, bar code emulation and other custom functions.

The iCE40LM family features three device densities, from 1000 to 3520 Look Up Tables (LUTs) of logic with programmable I/Os that can be used as either SPI/I²C interface ports or general purpose I/O's. It also has up to 80Kbits of Block RAMs to work with user logic.

Features

- Flexible Logic Architecture
 - Three devices with 1000 to 3520 LUTs
 - 18 I/O pins for 25-pin WLCSP
- Ultra-low Power Devices
 - Advanced 40 nm ultra-low power process
 - As low as 120 μW standby power typical
- **■** Embedded and Distributed Memory
 - Up to 80 Kbits sysMEM™ Embedded Block RAM
- Two Hardened I²C Interfaces
- Two Hardened SPI Interfaces
- Two On-Chip Strobe Generators
 - Low-Power Strobe Generator (Microsecond ranges)
 - High-Speed Strobe Generator (Nanosecond ranges)

- High Current Drive Outputs for LED
 - 3 High Drive (HD) output in each device
 - Source/sink nominal 24mA
- **■** Flexible On-Chip Clocking
 - Six low-skew global signal resource
- **■** Flexible Device Configuration
 - SRAM is configured through SPI
- Ultra-Small Form Factor
 - As small as 25-pin WLCSP package 1.71mm x 1.71 mm

Applications

- Smartphones
- Tablets and Consumer Handheld Devices
- Handheld Commercial and Industrial Devices
- Multi Sensor Management Applications
- Sensor Pre-processing & Sensor Fusion
- Always-On Sensor Applications



Table 1-1. iCE40LM Family Selection Guide

| Part Number | iCE40LM1K | iCE40LM2K | iCE40LM4K | |
|--------------------------------------|------------------------|-----------|-----------|--|
| Logic Cells (LUT + Flip-Flop) | 1000 | 2000 | 3520 | |
| RAM4K Memory Blocks | 16 | 20 | 20 | |
| RAM4K RAM Bits | 64K | 80K | 80K | |
| Package | Programmable I/O Count | | | |
| 25-pin WLCSP, 1.71 x 1.71 mm, 0.35mm | 18 | 18 | 18 | |
| 36-pin ucBGA, 2.5 x 2.5 mm, 0.40mm | 28 | 28 | 28 | |
| 49-pin ucBGA, 3 x 3 mm, 0.40mm | 37 | 37 | 37 | |

Introduction

The iCE40LM family of ultra-low power FPGAs has three devices with densities ranging from 1000 to 3520 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices also feature Embedded Block RAM (EBR), two Strobe Generators (LPSG, HSSG), two hardened I²C Controllers and two hardened SPI Controllers. These features allow the devices to be used in low-cost, high-volume consumer and mobile applications,

The iCE40LM devices are fabricated on a 40nm CMOS low power process. The device architecture has several features such as user configurable I²C and SPI Controllers, either as master or slave, and two Strobe Generators.

The iCE40LM FPGAs are available in very small form factor packages, with the smallest in 25-pin WLCSP. The 25-pin WLCSP package has a 0.35mm ball pitch, resulting to an overall package size of 1.71mm x 1.71mm that easily fits into a lot of mobile applications. Table 1-1 shows the LUT densities, package and I/O pin count.

The iCE40LM devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40LM family of devices. Popular logic synthesis tools provide synthesis library support for iCE40LM. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40LM device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40LM FPGA family. Lattice also can provide fully verified bit-stream for some of the widely used target functions in mobile device applications, such as ultra-low power sensor management, gesture recognition, IR remote, barcode emulator functions. Users can use these functions as offered by Lattice, or they can use the design to create their own unique required functions. For more information regarding Lattice's Reference Designs or fully-verified bitstreams, please contact your local Lattice representative.




iCE40LM Family Data Sheet Architecture

October 2013 Advance Data Sheet DS1045

Architecture Overview

The iCE40LM family architecture contains an array of Programmable Logic Blocks (PLB), two Strobe Generators, two user configurable I²C controllers, two user configurable SPI controllers, and blocks of sysMEM[™] Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1shows the block diagram of the iCE40LM-4K device.

Figure 2-1. iCE40LM-4K Device, Top View



The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either logic blocks or EBR blocks. The PIO cells are located at the top and bottom of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40LM family, There are two sysIO banks, one on top and one on bottom. User can connect both V_{CCIOS} together, if all the I/Os are using the same voltage standard. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 Kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO with user logic using PLBs.

Every device in the family has two user SPI ports, one of these (right side) SPI port also supports programming and configuration of the device. The iCE40LM also includes two user I²C ports, and two Strobe Generators.


© 2013 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



PLB Blocks

The core of the iCE40LM device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram



Logic Cells

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUTs to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

Table 2-1. Logic Cell Signal Descriptions

| Function | Туре | Signal Names | Description |
|----------|------------------|------------------------|--|
| Input | Data signal | 10, 11, 12, 13 | Inputs to LUT |
| Input | Control signal | Enable | Clock enable shared by all LCs in the PLB |
| Input | Control signal | Set/Reset ¹ | Asynchronous or synchronous local set/reset shared by all LCs in the PLB. |
| Input | Control signal | Clock | Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB |
| Input | Inter-PLB signal | FCIN | Fast carry in |
| Output | Data signals | 0 | LUT or registered output |
| Output | Inter-PFU signal | FCOUT | Fast carry out |

^{1.} If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.



Routing

There are many resources provided in the iCE40LM devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

Clock/Control Distribution Network

Each iCE40LM device has six global inputs, two pins on the top bank and four pins on the bottom bank

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as Gxx and the global buffers are identified as GBUF[7:0]. These six inputs may be used as general purpose I/O if they are not used to drive the clock nets.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input. GBUF[7:6, 3:0] can connect directly to G[7:6, 3:0] pins respectively. GBUF4 and GBUF5 can connect to the two on-chip Strobe Generators (GBUF4 connects to LPSG, GBUF5 connects to HSSG).

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

| Global Buffer | LUT Inputs | Clock | Clock Enable | Reset |
|---------------|-----------------|-------|--------------|-------|
| GBUF0 | | ✓ | ✓ | |
| GBUF1 | | ✓ | | ✓ |
| GBUF2 | | ✓ | ✓ | |
| GBUF3 | Yes, any 4 of 8 | ✓ | | ✓ |
| GBUF4 | GBUF Inputs | ✓ | ✓ | |
| GBUF5 | | ✓ | | ✓ |
| GBUF6 | | ✓ | ✓ | |
| GBUF7 | | ✓ | | ✓ |

The maximum frequency for the global buffers are shown in the iCE40LM External Switching Characteristics tables later in this document.

Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40LM device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40LM device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.



Table 2-3. PLL Signal Descriptions

| Signal Name | Direction | Description |
|-------------------|-----------|---|
| REFERENCECLK | Input | Input reference clock |
| BYPASS | Input | The BYPASS control selects which clock signal connects to the PLL-OUT output. 0 = PLL generated signal 1 = REFERENCECLK |
| EXTFEEDBACK | Input | External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL. |
| DYNAMICDELAY[7:0] | Input | Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC. |
| LATCHINPUTVALUE | Input | When enabled, forces the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable. |
| PLLOUTGLOBAL | Output | Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5. |
| PLLOUTCORE | Output | Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port. |
| LOCK | Output | When High, indicates that the PLL output is phase aligned or locked to the input reference clock. |
| RESET | Input | Active low reset. |

sysMEM Embedded Block RAM Memory

Larger iCE40LM device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 Kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.

Table 2-4. sysMEM Block Configurations¹

| Block RAM Configuration | Block RAM Configuration and Size | WADDR Port Size (Bits) | WDATA Port Size (Bits) | RADDR Port Size (Bits) | RDATA Port Size (Bits) | MASK Port Size (Bits) |
|--|--|---------------------------|---------------------------|---------------------------|---------------------------|--------------------------|
| SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW | 256x16 (4K) | 8 [7:0] | 16 [15:0] | 8 [7:0] | 16 [15:0] | 16 [15:0] |
| SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW | 512x8 (4K) | 9 [8:0] | 8 [7:0] | 9 [8:0] | 8 [7:0] | No Mask Port |
| SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW | 1024x4 (4K) | 10 [9:0] | 4 [3:0] | 10 [9:0] | 4 [3:0] | No Mask Port |
| SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW | 2048x2 (4K) | 11 [10:0] | 2 [1:0] | 11 [10:0] | 2 [1:0] | No Mask Port |

^{1.} For iCE40LM EBR primitives with a negative-edged Read or Write clock, the base primitive name is appended with a 'N' and a 'R' or 'W' depending on the clock that is affected.



RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

| Signal Name | Direction | Description |
|-------------|-----------|---|
| WDATA[15:0] | Input | Write Data input. |
| MASK[15:0] | Input | Masks write operations for individual data bit-lines. 0 = write bit; 1 = don't write bit |
| WADDR[7:0] | Input | Write Address input. Selects one of 256 possible RAM locations. |
| WE | Input | Write Enable input. |
| WCLKE | Input | Write Clock Enable input. |
| WCLK | Input | Write Clock input. Default rising-edge, but with falling-edge option. |
| RDATA[15:0] | Output | Read Data output. |
| RADDR[7:0] | Input | Read Address input. Selects one of 256 possible RAM locations. |
| RE | Input | Read Enable input. |
| RCLKE | Input | Read Clock Enable input. |
| RCLK | Input | Read Clock input. Default rising-edge, but with falling-edge option. |

The iCE40LM EBR block functions the same as EBR blocks in the iCE40 family. For further information on the sys-MEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.




sysIO Buffer Banks

iCE40LM devices have up to two I/O banks with independent V_{CCIO} rails. Configuration bank V_{CC_SPI} for the SPI I/Os is connected to V_{CCIO2} on the 25-pin WLCSP package.

Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIOs are connected to their respective sysIO buffers and pads. The PIOs are placed on the top and bottom of the devices.

Figure 2-5. I/O Bank and Programmable I/O Cell



The PIO contains three blocks: an input register block, output register block iCEGate[™] and tri-state register block. To save power, the optional iCEGate[™] latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

Input Register Block

The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core.

Output Register Block

The output register block can optionally register signals from the core of the device before they are passed to the sysIO buffers.

Figure 2-6 shows the input/output register block for the PIOs.



Figure 2-6. iCE I/O Register Block Diagram




Table 2-6. PIO Signal List

| Pin Name | I/O Type | Description |
|-------------------|----------|-------------------------------|
| OUTPUT_CLK | Input | Output register clock |
| CLOCK_ENABLE | Input | Clock enable |
| INPUT_CLK | Input | Input register clock |
| OUTPUT_ENABLE | Input | Output enable |
| D_OUT_0/1 | Input | Data from the core |
| D_IN_0/1 | Output | Data to the core |
| LATCH_INPUT_VALUE | Input | Latches/holds the Input Value |

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems with LVCMOS interfaces.



iCE40LM Configuration

This section describes the programming and configuration of the iCE40LM family.

Device Configuration

There are various ways to configure the Configuration RAM (CRAM) including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40LM, please see TN1248, iCE40 Programming and Configuration.

Power Saving Options

The iCE40LM devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 2-9 describes the function of these features.

Table 2-9. iCE40LM Power Saving Features Description

| Device Subsystem | Feature Description | | | |
|------------------|---|--|--|--|
| IPLI | When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value. | | | |
| iCEGate | To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control. | | | |



Power-On-Reset Voltage Levels¹

| Symbol | Parameter | | | Max. | Units |
|--------|---|---|------|------|-------|
| V | Power-On-Reset ramp-up trip point (circuit monitoring | V _{CC} | 0.64 | 0.99 | V |
| VPORUP | V_{CC} , V_{CCIO_2} and V_{CC_SPI}) | V _{CCIO_2} , V _{CC_SPI} | 0.70 | 1.59 | V |
| | 1 1 1 | V _{CC} | - | 0.66 | V |
| | line V V seedy V | $V_{\text{CCIO}_2}, V_{\text{CC_SPII}}$ | | 1.59 | V |

^{1.} These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

Power Up Sequence

For all iCE40LM devices, it is required to have the V_{CC}/V_{CCPLL} power supply powered up before all other power supplies. The V_{CC}/V_{CCPLL} has to be higher than 0.5V before other supplies are powered from GND.

Following V_{CC}/V_{CCPLL} , V_{CCSPI} should be ramped up, followed by the remaining supplies. For 25-pin WLCSP, V_{CC_SPI} is connected to V_{CCIO_2} , and the V_{CCPLL} is internally connected for that package.

ESD Performance

Please contact Lattice Semiconductor for additional information.

DC Electrical Characteristics

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Units |
|---|---|--|------|------|-------|-------|
| I _{IL,} I _{IH} ^{1, 3, 4} | Input or I/O Leakage | $0V < V_{IN} < V_{CCIO} + 0.2V$ | _ | _ | +/-10 | μΑ |
| C ₁ | I/O Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V$ $V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{CCIO} + 0.2V$ | _ | 6 | _ | pf |
| C ₂ | Global Input Buffer Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V$ $V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{CCIO} + 0.2V$ | _ | 6 | _ | pf |
| V _{HYST} | Input Hysteresis | V _{CCIO} = 1.8V, 2.5V, 3.3V | _ | 200 | _ | mV |
| | letered DIO Dellere | $V_{CCIO} = 1.8V, 0 = < V_{IN} < = 0.65 V_{CCIO}$ | -3 | _ | -31 | μΑ |
| I _{PU} | Internal PIO Pull-up Current | $V_{CCIO} = 2.5V, 0 = < V_{IN} < = 0.65 V_{CCIO}$ | -8 | _ | -72 | μΑ |
| | | $V_{CCIO} = 3.3V, 0 = < V_{IN} < = 0.65 V_{CCIO}$ | -11 | _ | -128 | μΑ |

^{1.} Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.

^{2.} $T_J 25^{\circ}C$, f = 1.0 MHz.

^{3.} Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

^{4.} Some products are clamped to a diode when V_{IN} is larger than V_{CCIO} .



Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

Maximum sysIO Buffer Performance¹

| I/O Standard | Max. Speed | Units |
|--------------|------------|-------|
| | Inputs | |
| LVCMOS33 | | MHz |
| LVCMOS25 | | MHz |
| LVCMOS18 | | MHz |
| | Outputs | |
| LVCMOS33 | | MHz |
| LVCMOS25 | | MHz |
| LVCMOS18 | | MHz |

^{1.} Measured with a toggling pattern

iCE40LM Family Timing Adders

Over Recommended Commercial Operating Conditions^{1, 2, 3}

| Buffer Type | Description | Timing | Units | |
|------------------|----------------------------------|--------|-------|--|
| Input Adjusters | | | | |
| LVCMOS33 | LVCMOS, V _{CCIO} = 3.3V | 0.18 | nS | |
| LVCMOS25 | LVCMOS, $V_{CCIO} = 2.5V$ | 0.00 | nS | |
| LVCMOS18 | LVCMOS, V _{CCIO} = 1.8V | 0.19 | nS | |
| Output Adjusters | | | | |
| LVCMOS33 | LVCMOS, $V_{CCIO} = 3.3V$ | -0.12 | nS | |
| LVCMOS25 | LVCMOS, V _{CCIO} = 2.5V | 0.00 | nS | |
| LVCMOS18 | LVCMOS, V _{CCIO} = 1.8V | 1.32 | nS | |

^{1.} Timing adders are relative to LVCMOS25 and characterized but not tested on every device.

^{2.} LVCMOS timing measured with the load specified in Switching Test Condition table.

^{3.} Commercial timing numbers are shown.



sysCLOCK PLL Timing - Preliminary

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Min. | Max. | Units |
|---|---|-----------------------------|------|------|---------------|
| f _{IN} | Input Clock Frequency (REFERENCECLK, EXTFEEDBACK) | | TBD | TBD | MHz |
| f _{OUT} | Output Clock Frequency (PLLOUT) | | TBD | TBD | MHz |
| f _{VCO} | PLL VCO Frequency | | TBD | TBD | MHz |
| f _{PFD} | Phase Detector Input Frequency | | TBD | TBD | MHz |
| AC Characterist | tics | | • | | • |
| t _{DT} | Output Clock Duty Cycle | | | TBD | % |
| t _{PH} | Output Phase Accuracy | | _ | TBD | deg |
| | Output Clock Poriod litter | f _{OUT} <= 100 MHz | _ | TBD | ps p-p |
| | Output Clock Period Jitter | f _{OUT} > 100 MHz | _ | TBD | UIPP |
| . 1.5 | Output Clark Cyala to avala litter | f _{OUT} <= 100 MHz | _ | TBD | ps p-p |
| t _{OPJIT} ^{1, 5} Output Clock C | Output Clock Cycle-to-cycle Jitter | f _{OUT} > 100 MHz | _ | TBD | UIPP |
| | Output Clock Phase litter | f _{PFD} <= 25 MHz | _ | TBD | ps p-p |
| | Output Clock Phase Jitter | f _{PFD} > 25 MHz | _ | TBD | UIPP |
| t _W | Output Clock Pulse Width | At 90% or 10% | | TBD | ns |
| t _{LOCK} ^{2, 3} | PLL Lock-in Time | | _ | TBD | us |
| t _{UNLOCK} | PLL Unlock Time | | _ | TBD | ns |
| . 4 | Input Clock Pariod litter | f _{PFD} ≥ 20 MHz | _ | TBD | ps p-p |
| t _{IPJIT} 4 | Input Clock Period Jitter | f _{PFD} < 20 MHz | _ | TBD | UIPP |
| t _{FDTAP} | Fine Delay adjustment, per Tap | | _ | TBD | ps |
| t _{STABLE} ³ | LATCHINPUTVALUE LOW to PLL Stable | | _ | TBD | ns |
| t _{STABLE_PW} 3 | LATCHINPUTVALUE Pulse Width | | _ | TBD | ns |
| t _{RST} | RESET Pulse Width | | TBD | TBD | ns |
| t _{RSTREC} | RESET Recovery Time | | TBD | TBD | ns |
| t _{DYNAMIC_WD} | DYNAMICDELAY Pulse Width | | TBD | TBD | VCO Cycles |

^{1.} Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

^{2.} Output clock is valid after $\rm t_{\rm LOCK}$ for PLL reset and dynamic delay adjustment.

^{3.} At minimum f_{PFD} . As the f_{PFD} increases the time will decrease to approximately 60% the value listed.

^{4.} Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

^{5.} The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



SPI Master Configuration Time¹

| Symbol | Parameter | Conditions | Max. | Units |
|---------------------|---|---------------------------------------|------|-------|
| | | All devices - Low Frequency (Default) | 70 | ms |
| t _{CONFIG} | t _{CONFIG} POR/CRESET_B to Device I/O Active | All devices - Medium frequency | 35 | ms |
| | | All devices - High frequency | 18 | ms |

^{1.} Assumes sysMEM Block is initialized to an all zero pattern if they are used.

sysCONFIG Port Timing Specifications

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Units |
|-----------------------|--|-------------------------------|------|------|------|--------|
| All Configurat | tion Modes | | | ľ | • | 1 |
| t _{CRESET_B} | Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge | | 200 | _ | _ | ns |
| t _{DONE_IO} | Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated | | 49 | _ | _ | Cycles |
| Slave SPI | | | | | | |
| ^t CR_SCK | Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40LM device is clearing its internal configuration memory | | 1200 | _ | _ | us |
| f | CCLK clock frequency | Write | 1 | _ | 25 | MHz |
| f _{MAX} | COLK Clock frequency | Read ¹ | _ | 15 | _ | MHz |
| t _{CCLKH} | CCLK clock pulsewidth HIGH | | 20 | _ | _ | ns |
| t _{CCLKL} | CCLK clock pulsewidth LOW | | 20 | _ | _ | ns |
| t _{STSU} | CCLK setup time | | 12 | _ | _ | ns |
| t _{STH} | CCLK hold time | | 12 | _ | _ | ns |
| t _{STCO} | CCLK falling edge to valid output | | 13 | _ | _ | ns |
| Master SPI | | | | | | |
| , | MOUVE | Low Frequency (Default) | 6 | | | MHz |
| f _{MCLK} | MCLK clock frequency | Medium Frequency ² | 18 | | | MHz |
| | | High Frequency ² | 31 | | | MHz |
| t _{MCLK} | CRESET_B HIGH to first MCLK edge | | 1200 | _ | _ | us |

^{1.} Supported with 1.2V Vcc and at 25C.

^{2.} Extended range f_{MAX} Write operation support up to 53MHz with 1.2V V_{CC} and at 25C.



Switching Test Conditions

Figure 3-1 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-1.

Figure 3-1. Output Test Load, LVCMOS Standards




Table 3-1. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R ₁ | CL | Timing Reference | V _T |
|----------------------------------|----------------|------|-----------------------------------|-----------------|
| LVCMOS settings (L -> H, H -> L) | | | LVCMOS 3.3 = 1.5V | _ |
| | ∞ | 0 pF | LVCMOS 2.5 = V _{CCIO} /2 | _ |
| | | | LVCMOS 1.8 = V _{CCIO} /2 | _ |
| LVCMOS 3.3 (Z -> H) | | | 1.5 | V _{OL} |
| LVCMOS 3.3 (Z -> L) | | | 1.5 | V _{OH} |
| Other LVCMOS (Z -> H) | 188 | 0 pF | V _{CCIO} /2 | V _{OL} |
| Other LVCMOS (Z -> L) | 100 | υрг | V _{CCIO} /2 | V _{OH} |
| LVCMOS (H -> Z) | | | V _{OH} - 0.15 | V _{OL} |
| LVCMOS (L -> Z) | | | V _{OL} - 0.15 | V _{OH} |

Note: Output test conditions for all other interfaces are determined by the respective standards.



iCE40LM Family Data Sheet Pinout Information

October 2013 Advance Data Sheet DS1045

Signal Descriptions

| Signal Name | Function | I/O | Description |
|------------------------------------|---------------|-----|--|
| Power Supplies | 1 | 1 | |
| V _{CC} | Power | - | Core Power Supply |
| V _{CCIO_0} | Power | - | Power Supply for I/Os in Bank 0 |
| V _{CCIO_2} | Power | - | Power Supply for I/Os in Bank 2 |
| V _{CC_SPI} | Power | - | Power supply for SPI1 ports. For 25-pin WLCSP, this signal is connected to $\rm V_{CCIO_2}$ |
| V _{CCPLL} | Power | - | Power supply for PLL. For 25-pin WLCSP, this is connected internally to V_{CC} |
| GND/GNDPLL | GROUND | - | Ground |
| Dedicated Configuration Sig | nals | | |
| CRESET | Configuration | I | Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10K-ohm pull-up resistor to $V_{\rm CCIO_2}$. |
| CDONE | Configuration | I/O | Configuration Done. Includes a weak pull-up resistor to VCCIO_2. |
| SPI and Config SPI Ports | | | |
| SPI1_SCK/PIO[T/B]_x[HD] | User SPI1 | I/O | In user mode, used as CLK signal on SPI interface for sensor management function. |
| | Configuration | I/O | This pins is shared with device configuration. During configuration, this pin is CLK signal connecting to external SPI memory |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| SPI1_MISO/PIO[T/B]_x[HD] | User SPI1 | I/O | In user mode, used as Input (Master Mode) or Output (Slave Mode) signal on SPI interface for sensor management function. |
| | Configuration | I/O | This pins is shared with device configuration. During configuration, this pin is Input signal connecting to external SPI memory. |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| SPI1_MOSI/PIO[T/B]_x[HD] | User SPI1 | I/O | In user mode, used as Output (Master Mode) or Input (Slave Mode) signal on SPI interface for sensor management function. |
| | Configuration | I/O | This pins is shared with device configuration. During configuration, this pin is Output signal connecting to external SPI memory. |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |



| Signal Name | Function | I/O | Description |
|--------------------------|---------------|-----|--|
| SPI1_CSN/PIO[T/B]_x[HD] | User SPI1 | I/O | In user mode, used as CSN signal on SPI interface for sensor management function. This pin is output pin in Master Mode, and input in in Slave Mode. |
| | Configuration | I/O | This pins is shared with device configuration. During configuration, this pin is CSN signal connecting to external SPI memory |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| SPI2_SCK/PIO[T/B]_x[HD] | User SPI2 | I/O | In user mode, used as CLK signal on SPI interface for sensor management function. |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| SPI2_MISO/PIO[T/B]_x[HD] | User SPI2 | I/O | In user mode, used as Input (Master Mode) or Output (Slave Mode) signal on SPI interface for sensor management function. |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| SPI2_MOSI/PIO[T/B]_x[HD] | User SPI2 | I/O | In user mode, used as Output (Master Mode) or Input (Slave Mode) signal on SPI interface for sensor management function. |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| SPI2_CSN/PIO[T/B]_x[HD] | User SPI2 | I/O | In user mode, used as CSN signal on SPI interface for sensor management function. This pin is output pin in Master Mode, and input in in Slave Mode. |
| | General I/O | I/O | In user mode, when the SPI interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| I ² C Ports | | | |
| I2C1_SCL/PIO[T/B]_x[HD] | User I2C1 | I/O | Used as CLK signal on I ² C interface for sensor management function. |
| | General I/O | I/O | When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| I2C1_SDA/PIO[T/B]_x[HD] | User I2C1 | I/O | Used as Data signal on I ² C interface for sensor management function. |
| | General I/O | I/O | When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |



| Signal Name | Function | I/O | Description |
|-------------------------|---------------|-----|---|
| I2C2_SCL/PIO[T/B]_x[HD] | User I2C2 | I/O | Used as CLK signal on I ² C interface for sensor management function. |
| | General I/O | I/O | When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| I2C2_SDA/PIO[T/B]_x[HD] | User I2C2 | I/O | Used as Data signal on I ² C interface for sensor management function. |
| | General I/O | I/O | When the I ² C interface is not used, user can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| Global Signals | | • | |
| PIO[T/B]_x[HD]/Gn | General I/O | I/O | User can program this pin as general I/O pin for user functions. (x represents ball on the package) [T/B]: T=Vccio_0 bank, B=Vccio_2 bank. [HD]=High Drive I/O |
| | Global Signal | I | Global input used for high fanout, or clock/reset net. n=0,1,2,3,6,7. The Gn Global input pin can drive the corresponding GBUFn global buffer. |
| General Purpose I/O | | | |
| PIO[T/B]_x[HD] | General I/O | I/O | User can program this pin as general I/O pin for user functions. (x represents ball on the package) |

Pin Information Summary

| | | iC | E40LM-1 | IK | iCE40LM-2K | | | iCE40LM-4K | | |
|------------------------------|---------------------|-------|---------|------|------------|------|------|------------|------|------|
| Pin Type | | SWG25 | CM36 | CM49 | SWG25 | CM36 | CM49 | SWG25 | CM36 | CM49 |
| General Purpose I/O Per Bank | Bank 0 | 7 | 15 | 20 | 7 | 15 | 20 | 7 | 15 | 20 |
| | Bank 2 ¹ | 11 | 13 | 17 | 11 | 13 | 17 | 11 | 13 | 17 |
| Total General Purpose I/Os | | 18 | 28 | 37 | 18 | 28 | 37 | 18 | 28 | 37 |
| Vcc | | 1 | 1 | 2 | 1 | 1 | 2 | 1 | 1 | 2 |
| Vccio | Bank 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Bank 2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| V _{CC_SPI} | | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| V _{CCPLL} | | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| Miscellaneous Dedicated Pins | | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| GND | | 2 | 2 | 4 | 2 | 2 | 4 | 2 | 2 | 4 |
| NC | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Reserved | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total Balls | | 25 | 36 | 49 | 25 | 36 | 49 | 25 | 36 | 49 |
| SPI Interfaces | Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank 2 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 |
| I ² C Interfaces | Bank 0 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 |
| | Bank 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


^{1.} Including General Purpose I/Os powered by V_{CC_SPI} and V_{CCPLL}.



iCE40LM Family Data Sheet Ordering Information

September 2013 Advance Data Sheet DS1045

iCE40LM Part Number Description



All parts are shipped in tape-and-reel.

Ordering Part Numbers

| Part Number | LUTs | Supply Voltage | Package | Leads | Temp. |
|-------------------|------|----------------|--------------------|-------|-------|
| iCE40LM1K-SWG25TR | 1000 | 1.2V | Halogen-Free caBGA | 25 | IND |
| iCE40LM1K-CM36TR | 1000 | 1.2V | Halogen-Free csBGA | 36 | IND |
| iCE40LM1K-CM49TR | 1000 | 1.2V | Halogen-Free csBGA | 49 | IND |
| iCE40LM2K-SWG25TR | 2000 | 1.2V | Halogen-Free caBGA | 25 | IND |
| iCE40LM2K-CM36TR | 2000 | 1.2V | Halogen-Free csBGA | 36 | IND |
| iCE40LM2K-CM49TR | 2000 | 1.2V | Halogen-Free csBGA | 49 | IND |
| iCE40LM4K-SWG25TR | 3520 | 1.2V | Halogen-Free caBGA | 25 | IND |
| iCE40LM4K-CM36TR | 3520 | 1.2V | Halogen-Free csBGA | 36 | IND |
| iCE40LM4K-CM49TR | 3520 | 1.2V | Halogen-Free csBGA | 49 | IND |



iCE40LM Family Data Sheet Supplemental Information

August 2013 Advance Data Sheet DS1045

For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1274, iCE40LM SPI/I2C Hardened IP Usage Guide
- TN1275, iCE40LM On-Chip Strobe Generator Usage Guide
- TN1276, iCE40LM Advanced SPI/I2C Hardened IP Usage Guide
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- iCE40LM Pinout Files
- iCE40LM Pin Migration Files
- Thermal Management document
- Lattice design tools
- Schematic Symbols