

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	HC05
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	10
Program Memory Size	1.2KB (1.2K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.295", 7.50mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mchlc705kj1cdwe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Chapter 1 Introduction

1.1 Features

Features on the MC68HC705KJ1 include:

- Robust noise immunity
- 4.0-MHz internal operating frequency at 5.0 V
- 1240 Bytes of EPROM/OTPROM (electrically programmable read-only memory/one-time programmable read-only memory), including eight bytes for user vectors
- 64 bytes of user RAM
- Peripheral modules:
 - 15-stage multifunction timer
 - Computer operating properly (COP) watchdog
- 10 bidirectional input/output (I/O) lines, including:
 - 10-mA sink capability on all I/O pins
 - Software programmable pulldowns on all I/O pins
 - Keyboard scan with selectable interrupt on four I/O pins
 - 5.5-mA source capability on six I/O pins
- Selectable sensitivity on external interrupt (edge- and level-sensitive or edge-sensitive only)
- On-chip oscillator with connections for:
 - Crystal
 - Ceramic resonator
 - Resistor-capacitor (RC) oscillator (MC68HRC705KJ1) with or without external resistor
 - External clock
 - Low-speed (32-kHz) crystal (MC68HLC705KJ1)
- Memory-mapped I/O registers
- Fully static operation with no minimum clock speed
- Power-saving stop, halt, wait, and data-retention modes
- External interrupt mask bit and acknowledge bit
- Illegal address reset
- Internal steering diode and pullup resistor from RESET pin to V_{DD}
- Selectable EPROM security⁽¹⁾
- Selectable oscillator bias resistor

^{1.} No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the EPROM/OTPROM difficult for unauthorized users.



Memory

2.7.2 EPROM Programming Register

The EPROM programming register (EPROG) contains the control bits for programming the EPROM/OTPROM.



Figure 2-3. EPROM Programming Register (EPROG)

ELAT — EPROM Bus Latch Bit

This read/write bit latches the address and data buses for EPROM/OTPROM programming. Clearing the ELAT bit automatically clears the EPGM bit. EPROM/OTPROM data cannot be read while the ELAT bit is set. Reset clears the ELAT bit.

1 = Address and data buses configured for EPROM/OTPROM programming the EPROM

0 = Address and data buses configured for normal operation

MPGM — MOR Programming Bit

This read/write bit applies programming power from the IRQ/V_{PP} pin to the mask option register. Reset clears MPGM.

1 = Programming voltage applied to MOR

0 = Programming voltage not applied to MOR

EPGM — **EPROM** Programming Bit

This read/write bit applies the voltage from the \overline{IRQ}/V_{PP} pin to the EPROM. To write the EPGM bit, the ELAT bit must be set already. Reset clears EPGM.

- 1 = Programming voltage (\overline{IRQ}/V_{PP} pin) applied to EPROM
- 0 = Programming voltage (\overline{IRQ}/V_{PP} pin) not applied to EPROM

NOTE

Writing logic 1s to both the ELAT and EPGM bits with a single instruction sets ELAT and clears EPGM. ELAT must be set first by a separate instruction.

Bits [7:3] — Reserved

Take the following steps to program a byte of EPROM/OTPROM:

- 1. Apply the programming voltage, V_{PP} , to the \overline{IRQ}/V_{PP} pin.
- 2. Set the ELAT bit.
- 3. Write to any EPROM/OTPROM address.
- 4. Set the EPGM bit and wait for a time, t_{EPGM}.
- 5. Clear the ELAT bit.

2.7.3 EPROM Erasing

The erased state of an EPROM bit is logic 0. Erase the EPROM by exposing it to 15 Ws/cm² of ultraviolet light with a wavelength of 2537 angstroms. Position the ultraviolet light source one inch from the EPROM. Do not use a shortwave filter.



Memory

SWAIT — Stop-to-Wait Conversion Bit

The SWAIT bit enables halt mode. When the SWAIT bit is set, the CPU interprets the STOP instruction as a WAIT instruction, and the MCU enters halt mode. Halt mode is the same as wait mode, except that an oscillator stabilization delay of 1 to 4064 t_{cvc} occurs after exiting halt mode.

1 = Halt mode enabled

0 = Halt mode not enabled

SWPDI — Software Pulldown Inhibit Bit

The SWPDI bit inhibits software control of the I/O port pulldown devices. The SWPDI bit overrides the pulldown inhibit bits in the port pulldown inhibit registers.

1 = Software pulldown control inhibited

0 = Software pulldown control not inhibited

PIRQ — Port A External Interrupt Bit

The PIRQ bit enables the PA0–PA3 pins to function as external interrupt pins.

1 = PA0–PA3 enabled as external interrupt pins

0 = PA0–PA3 not enabled as external interrupt pins

LEVEL — External Interrupt Sensitivity Bit

The LEVEL bit controls external interrupt triggering sensitivity.

- 1 = External interrupts triggered by active edges and active levels
- 0 = External interrupts triggered only by active edges

COPEN — COP Enable Bit

The COPEN bit enables the COP watchdog.

1 = COP watchdog enabled

0 = COP watchdog disabled

2.9 EPROM Programming Characteristics

Table 2-1. EPROM Programming Characteristics⁽¹⁾

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage IRQ/V _{PP}	V _{PP}	16.0	16.5	17.0	V
Programming Current IRQ/V _{PP}	I _{PP}	—¦	3.0	10.0	mA
Programming Time Per Array Byte MOR	^t EPGM ^t MPGM	4 4			ms

1. V_{DD} = 5.0 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -40°C to +85°C



Central Processor Unit (CPU)

4.6.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE

Do not use read-modify-write instructions on registers with write-only bits.

Table 4-2. Read-Modify-Write Inst	ructions
-----------------------------------	----------

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR ⁽¹⁾
Bit Set	BSET ⁽¹⁾
Clear Register	CLR
Complement (One's Complement)	СОМ
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST ⁽²⁾

1. Unlike other read-modify-write instructions, BCLR and

BSET use only direct addressing.

2. TST is an exception to the read-modify-write sequence because it does not write a replacement value.

4.6.2.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from -128 to +127 from the address of the next location after the



Central Processor Unit (CPU)

4.6.2.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET

Table 4-4. Bit Manipulation Instructions

NOTE

Do not use bit manipulation instructions on registers with write-only bits.

4.6.2.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable IRQ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

Table 4-5. Control Instructions



Source	Operation	Description		Effect on CCR				ress ode	sode	rand	cles
Form	oporation	Becomption	Н	I	Ν	z	С	Add Mo	obc	Ope	Š
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	$\begin{array}{c} M \leftarrow \$00\\ A \leftarrow \$00\\ X \leftarrow \$00\\ M \leftarrow \$00\\ M \leftarrow \$00\\ M \leftarrow \$00 \end{array}$			0	1		DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)			ţ	ţ	ţ	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1 F1	ii dd hh II ee ff ff	2 3 4 5 4 3
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{split} M &\leftarrow (\overline{M}) = \$FF - (M) \\ A &\leftarrow (\overline{A}) = \$FF - (A) \\ X &\leftarrow (\overline{X}) = \$FF - (X) \\ M &\leftarrow (\overline{M}) = \$FF - (M) \\ M &\leftarrow (\overline{M}) = \$FF - (M) \end{split}$			ţ	ţ	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)			ţ	ţ	ţ	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh II ee ff ff	2 3 4 5 4 3
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$\begin{array}{l} M \leftarrow (M) - 1 \\ A \leftarrow (A) - 1 \\ X \leftarrow (X) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \end{array}$			ţ	t		DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5
EOR #opr EOR opr EOR opr,X EOR opr,X EOR opr,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	A ← (A) ⊕ (M)			ţ	ţ		IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh II ee ff ff	2 3 4 5 4 3
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$\begin{split} M &\leftarrow (M) + 1 \\ A &\leftarrow (A) + 1 \\ X &\leftarrow (X) + 1 \\ M &\leftarrow (M) + 1 \\ M &\leftarrow (M) + 1 \end{split}$			ţ	ţ		DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	$PC \gets Jump \; Address$	_					DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh ll ee ff ff	2 3 4 3 2
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	$\begin{array}{l} PC \leftarrow (PC) + n \ (n = 1, 2, or \ 3) \\ Push \ (PCL); \ SP \leftarrow (SP) - 1 \\ Push \ (PCH); \ SP \leftarrow (SP) - 1 \\ PC \leftarrow Effective \ Address \end{array}$						DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh ll ee ff ff	5 6 7 6 5

Table 4-6. Instruction Set Summary (Sheet 3 of 6)



Central Processor Unit (CPU)

Source	Operation	Description		E on	ffe C	ct CF	ł	ress ode	sode	rand	cles
Form	oporation	2000.19.10.1	Н	I	Ν	z	С	Add	obd	Ope	Š
LDA #opr LDA opr LDA opr LDA opr;X LDA opr;X LDA ,X	Load Accumulator with Memory Byte	A ← (M)			ţ	ţ		IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh II ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	X ← (M)			ţ	ţ		IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh II ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	C			ţ	ţ	ţ	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR <i>opr</i> LSRA LSRX LSR <i>opr</i> ,X LSR ,X	Logical Shift Right				0	ţ	Ţ	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 3 6 5
MUL	Unsigned Multiply	$X:A \leftarrow (X) \times (A)$	0		—		0	INH	42		1 1
NEG <i>opr</i> NEGA NEGX NEG <i>opr</i> ,X NEG ,X	Negate Byte (Two's Complement)	$\begin{array}{l} M \leftarrow -(M) = \$00 - (M) \\ A \leftarrow -(A) = \$00 - (A) \\ X \leftarrow -(X) = \$00 - (X) \\ M \leftarrow -(M) = \$00 - (M) \\ M \leftarrow -(M) = \$00 - (M) \end{array}$			ţ	ţ	ţ	DIR INH IX1 IX	30 40 50 60 70	dd ff	5 3 3 6 5
NOP	No Operation						—	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X	Logical OR Accumulator with Memory	$A \gets (A) \lor (M)$			ţ	ţ		IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 3 4 5 4 3
ROL <i>opr</i> ROLA ROLX ROL <i>opr</i> ,X ROL ,X	Rotate Byte Left through Carry Bit	C ← ← b7 b0			ţ	ţ	ţ	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5
ROR <i>opr</i> RORA RORX ROR <i>opr</i> ,X ROR ,X	Rotate Byte Right through Carry Bit	b7 b0			ţ	ţ	ţ	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	$SP \leftarrow \$00FF$	[_	_		_	INH	9C		2

Table 4-6. Instruction Set Summary (Sheet 4 of 6)



Central Processor Unit (CPU)

Sour	се	Operation	De	escription		Effect on CCR						lress ode	code	erand	cles
Form	n	•		ł	4	I	Ν	Ζ	С	;	Ado	Ope	Ope	сy	
ТХА		Transfer Index Register to Accumulator		$A \gets (X)$	-	_	_	_	—	—	-	INH	9F		2
WAIT		Stop CPU Clock and Enable Interrupts			-	_	0	_	—		-	INH	8F		2
А	Accu	imulator		opr	Operar	nd	(or	ne o	or tv	NO	byt	tes)			
С	Carr	y/borrow flag		PC	Progra	m	col	unt	er						
CCR	Con	dition code register		PCH	Progra	m	co	unt	er h	nigh	ו by	yte			
dd	Dire	ct address of operand		PCL	Progra	m	co	unt	er lo	зw	byt	te			
dd rr	Dire	ct address of operand and relative offset of branch	instruction	REL	Relativ	e	ado	dres	ssin	ıg r	noc	de			
DIR	Dire	ct addressing mode		rel	Relativ	e	pro	gra	mo	cou	inte	er offset	byte		
ee ff	High	and low bytes of offset in indexed, 16-bit offset ad	ldressing	rr	Relativ	e	pro	gra	m c	cou	inte	er offset	t byte		
EXT	Exte	nded addressing mode		SP	Stack p	00	inte	er							
ff	Offse	et byte in indexed, 8-bit offset addressing		Х	Index r	eg	giste	er							
Н	Half-	carry flag		Z	Zero fla	ag									
hh ll	High	and low bytes of operand address in extended ad	dressing	#	Immed	liat	te v	alu	e						
I	Inter	rupt mask		^	Logica	I A	NE)							
ii	Imm	ediate operand byte		\vee	Logica	I C	DR								
IMM	Imm	ediate addressing mode		\oplus	Logica	ΙE	XC	LU	SI	/E	OR	1			
INH	Inhe	rent addressing mode		()	Conter	nts	of								
IX	Inde	xed, no offset addressing mode		-()	Negati	on	ı (tv	vo's	s co	mp	oler	ment)			
IX1	Inde	xed, 8-bit offset addressing mode		\leftarrow	Loadeo	d v	vith	1							
IX2	Inde	xed, 16-bit offset addressing mode		?	lf										
М	Mem	nory location		:	Conca	ter	nate	ed v	with	ı					
N	Nega	ative flag		1	Set or	cle	eare	əd							
п	Any	bit		_	Not aff	ec	ted								

Table 4-6. Instruction Set Summary (Sheet 6 of 6)

4.7 Opcode Map

See Table 4-7.



Chapter 7 Parallel I/O Ports (PORTS)

7.1 Introduction

Ten bidirectional pins form one 8-bit input/output (I/O) port and one 2-bit I/O port. All the bidirectional port pins are programmable as inputs or outputs.

NOTE Connect any unused I/O pins to an appropriate logic level, either V_{DD} or V_{SS} . Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.

Addr.	Register Name:		Bit 7	6	5	4	3	2	1	Bit 0	
\$0000	Port A Data Register (POR- TA)	Read: Write:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
	See page 64.	Reset:			Unaffected		d by reset				
	Port B Data Register	Read:	0	0	See	Noto	DDO	DDO	See	Nata	
\$0001	(PORTB)	Write:			See	NOLE	PDJ	PD2	566	NOLE	
	See page 66.	Reset:				Unaffecte	d by reset				
	Data Direction Register A	Read:									
\$0004	(DDRA)	Write:	DUNA	DDIIAU	DDIIAJ	DDIIA	DDIIAU	DDIIAZ	DDIAI	DDIIAU	
	See page 64.	Reset:	0	0	0	0	0	0	0	0	
	Data Direction Register B	Read:	0	0	See	Note			See Note		
\$0005	(DDRB)	Write:			000	NOLE	DDI100	DDNDZ	000	NOIC	
	See page 67.	Reset:	0	0	0	0	0	0	0	0	
	Port A Pulldown Register	Read:									
\$0010	(PDRA)	Write:	PDIA7	PDIA6	PDIA5	PDIA4	PDIA3	PDIA2	PDIA1	PDIA0	
	See page 65.	Reset:	0	0	0	0	0	0	0	0	
	Port B Pulldown Register	Read:									
\$0011	(PDRB)	Write:			See	Note	PDIB3	PDIB2	See	Note	
	See page 68.	Reset:			0	0	0	0	0	0	
				= Unimplem	ented						

Note:

PB5, PB4, PB1, and PB0 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them.







Writing a logic 1 to a DDRA bit enables the output buffer for the corresponding port A pin; a logic 0 disables the output buffer.

When bit DDRAx is a logic 1, reading address \$0000 reads the PAx data latch. When bit DDRAx is a logic 0, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 7-1 summarizes the operation of the port A pins.

Table 7-1. Port A Pin Operation

Data Direction Bit	I/O Pin Mode	Accesse	s to Data Bit
		Read	Write
0	Input, high-impedance	Pin	Latch ⁽¹⁾
1	Output	Latch	Latch

1. Writing affects the data register but does not affect input.

7.2.3 Pulldown Register A

Pulldown register A inhibits the pulldown devices on port A pins programmed as inputs.

```
NOTE
```

If the SWPDI bit in the mask option register is programmed to logic 1, reset initializes all port A pins as inputs with disabled pulldown devices. Address: \$0010



Figure 7-5. Pulldown Register A (PDRA)

PDIA[7:0] — Pulldown Inhibit A Bits

PDIA[7:0] disable the port A pulldown devices. Reset clears PDIA[7:0].

1 = Corresponding port A pulldown device disabled

0 = Corresponding port A pulldown device not disabled

Parallel I/O Ports (PORTS)

Data Direction Bit	I/O Pin Modo	Accesses to Data E							
		Read	Write						
0	Input, high-impedance	Pin	Latch ⁽¹⁾						
1	Output	Latch	Latch						

Table 7-2. Port B Pin Operation

1. Writing affects the data register, but does not affect input.

7.3.3 Pulldown Register B

Pulldown register B inhibits the pulldown devices on port B pins programmed as inputs.

NOTE If the SWPDI bit in the mask option register is programmed to logic 1, reset initializes all port B pins as inputs with disabled pulldown devices.



These pulldown devices are permanently enabled when PB5, PB4, PB1 and PB0 are configured as inputs.

Figure 7-9. Pulldown Register B (PDRB)

PDIB[3:2] — Pulldown Inhibit B Bits

PDIB[3:2] disable the port B pulldown devices. Reset clears PDIB[3:2].

1 = Corresponding port B pulldown device disabled

0 = Corresponding port B pulldown device not disabled



Resets and Interrupts

8.2.1 Power-On Reset

A positive transition on the V_{DD} pin generates a power-on reset.

NOTE

The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.

A 4064-t_{cyc} (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If any reset source is active at the end of this delay, the MCU remains in the reset condition until all reset sources are inactive.



Notes:

1. Power-on reset threshold is typically between 1 V and 2 V.

2. 4064 cycles or 128 cycles, depending on state of SOSCD bit in MOR

3. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 8-2. Power-On Reset Timing

8.2.2 External Reset

A logic 0 applied to the $\overline{\text{RESET}}$ pin for 1 1/2 t_{cyc} generates an external reset. A Schmitt trigger senses the logic level at the $\overline{\text{RESET}}$ pin.



Notes:

1. Internal clock, internal address bus, and internal data bus are not available externally.

2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 8-3. External Reset Timing

 Table 8-1. External Reset Timing

Characteristic	Symbol	Min	Max	Unit
RESET Pulse Width	t _{RL}	1.5	—	t _{cyc}



8.3.3 Timer Interrupts

The timer can generate the following interrupt requests:

- Real time
- Timer overflow

Setting the I bit in the condition code register disables timer interrupts.

8.3.3.1 Real-Time Interrupt

A real-time interrupt occurs if the real-time interrupt flag, RTIF, becomes set while the real-time interrupt enable bit, RTIE, is also set. RTIF and RTIE are in the timer status and control register.

8.3.3.2 Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag, TOF, becomes set while the timer overflow interrupt enable bit, TOIE, is also set. TOF and TOIE are in the timer status and control register.

8.3.4 Interrupt Processing

The CPU takes the following actions to begin servicing an interrupt:

- Stores the CPU registers on the stack in the order shown in Figure 8-6
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
 - \$07FC and \$07FD (software interrupt vector)
 - \$07FA and \$07FB (external interrupt vector)
 - \$07F8 and \$07F9 (timer interrupt vector)

The return-from-interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in Figure 8-6.



Chapter 10 Electrical Specifications

10.1 Maximum Ratings

Maximum ratings are the extreme limits to which the microcontroller unit (MCU) can be exposed without permanently damaging it.

NOTE

This device is not guaranteed to operate properly at the maximum ratings. For guaranteed operating conditions, refer to 10.5 5.0-V DC Electrical Characteristics and 10.6 3.3-V DC Electrical Characteristics

Table 10-1. Maximum Ratings⁽¹⁾

Rating	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +7.0	V
Current Drain per Pin (Excluding V _{DD} , V _{SS})	I	25	mA
Input Voltage	V _{In}	V_{SS} – 0.3 to V_{DD} + 0.3	V
IRQ/V _{PP} Pin	V _{PP}	$V_{SS} - 0.3$ to 2 x $V_{DD} + 0.3$	V
Storage Temperature Range	T _{STG}	-65 to +150	°C

1. Voltages are referenced to V_{SS} .

10.2 Operating Temperature Range

Package Type	Symbol	Value (T _L to T _H)	Unit
MC68HC705KJ1C ⁽¹⁾ P ⁽²⁾ , CDW ⁽³⁾ , CS ⁽⁴⁾	T _A	-40 to +85	°C

1. C = extended temperature range

2. P = plastic dual in-line package (PDIP)

3. DW = small outline integrated circuit (SOIC)

4. S = ceramic DIP (Cerdip)

10.3 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance MC68HC705KJ1P ⁽¹⁾ MC68HC705KJ1DW ⁽²⁾ MC68HC705KJ1S ⁽³⁾	θ_{JA}	60	°C/W

1. P = plastic dual in-line package (PDIP)

2. DW = small outline integrated circuit (SOIC)

3. S = ceramic DIP (Cerdip)



Electrical Specifications

10.6 3.3-V DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output high voltage (I _{Load} = -0.8 mA) PA4-PA7 (I _{Load} = -1.5 mA) PA0-PA3, PB2-PB3	V _{OH}	V _{DD} –0.3 V _{DD} –0.3			v
Output low voltage (I _{Load} = 5.0 mA) PA4–PA7 (I _{Load} = 3.5 mA) PA0–PA3, PB2–PB3	V _{OL}			0.5 0.5	v
Input high voltage PA0–PA7, PB2–PB3, IRQ/V _{PP} RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input low voltage PA0–PA7, PB2–PB3, IRQ/V _{PP} RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
$\label{eq:supply current (f_{OP} = 1.0 \text{ MHz; } f_{OSC} = 2.0 \text{ MHz}) \\ \mbox{Run mode}^{(3)} \\ \mbox{Wait mode}^{(4)} \\ \mbox{Stop mode}^{(5)} \\ \end{tabular}$	I _{DD}		1.2 0.3 0.1	2.5 0.8 5.0	mA mA μA
Supply current (f_{OP} = 2.1 MHz; f_{OSC} = 4.2 MHz) Run mode ⁽³⁾ Wait mode ⁽⁴⁾ Stop mode ⁽⁵⁾	I _{DD}	 	1.4 0.3 0.1	3.0 1.0 5.0	mA mA μA
I/O ports hi-z leakage current PA0–PA7, PB2–PB3 (without individual pulldown activated)	IIL	_	0.1	±1	μA
Input pulldown current PA0–PA7, PB2–PB3 (with individual pulldown activated)	IIL	12	30	100	μA
Input pullup current RESET	IIL	-10	-25	-45	μA
Input current ⁽⁶⁾ RESET, IRQ/V _{PP} , OSC1	l _{In}	_	0.1	±1	μA
Capacitance Ports (as inputs or outputs) RESET, IRQ/V _{PP} OSC1, OSC2	C _{Out} C _{In}			12 8	pF
Crystal/ceramic resonator oscillator mode internal resistor OSC1 to OSC2 ⁽⁷⁾	R _{OSC}	1.0	2.0	3.0	MΩ

1. V_{DD} = 3.3 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = –40°C to +85°C, unless otherwise noted.

2. Typical values at midpoint of voltage range, 25°C only

3. Run mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2.

4. Wait mode IDD: only timer system active. Wait mode is affected linearly by OSC2 capacitance. Wait mode is measured with all ports configured as inputs; V_{IL} = 0.2 V; V_{IH} = V_{DD} - 0.2 V. Wait mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2. 5. Stop mode I_{DD} is measured with OSC1 = V_{SS} . Stop mode I_{DD} is measured with all ports configured as inputs; $V_{IL} = 0.2$ V;

 $V_{IH} = V_{DD} - 0.2 V.$

6. Only input high current rated to +1 μ A on RESET.

7. The ROSC value selected for RC oscillator versions of this device is unspecified.



Electrical Specifications

10.9 EPROM Programming Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Programming voltage IRQ/V _{PP}	V _{PP}	16.0	16.5	17.0	V
Programming current IRQ/V _{PP}	I _{PP}	Ť	3.0	10.0	mA
Programming time Per array byte MOR	t _{EPGM} t _{MPGM}	4 4			ms

1. V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40°C to +85°C, unless otherwise noted.

10.10 Control Timing

Table 10-2. Control Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency Crystal oscillator option External clock source	fosc	 dc	8.0 8.0	MHz
Internal operating frequency (f _{OSC} ÷ 2) Crystal oscillator External clock	f _{OP}	 dc	4.0 4.0	MHz
Cycle time (1 ÷ f _{OP})	t _{cyc}	250	—	ns
RESET pulse width low	t _{RL}	1.5	—	t _{cyc}
IRQ interrupt pulse width low (edge-triggered)	t _{ILIH}	1.5	—	t _{cyc}
IRQ interrupt pulse width low (edge- and level-triggered)	t _{ILIL}	1.5	Note ⁽²⁾	t _{cyc}
PA0–PA3 Interrupt pulse width high (edge-triggered)	t _{IHIL}	1.5	_	t _{cyc}
PA0–PA3 interrupt pulse width (edge- and level-triggered)	t _{IHIH}	1.5	Note ⁽²⁾	t _{cyc}
OSC1 pulse width	t _{OH} , t _{OL}	100	_	ns

V_{DD} = 5.0 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -40°C to +85°C, unless otherwise noted.
 The maximum width t_{ILIL} or t_{ILIH} should not be more than the number of cycles it takes to execute the interrupt service routine plus 19 t_{cyc} or the interrupt service routine will be re-entered.





NOTES:

1. Internal clock, internal address bus, and internal data bus are not available externally.

2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 10-10. External Reset Timing



Electrical Specifications



A.4 RC Oscillator Connections (No External Resistor)

For maximum cost reduction, the RC oscillator mask connections shown in Figure A-3 allow the on-chip oscillator to be driven with **no** external components. This can be accomplished by programming the oscillator internal resistor (OSCRES) bit in the mask option register to a logic 1. When programming the OSCRES bit for the MC68HRC705KJ1, an internal resistor is selected which yields typical internal oscillator frequencies as shown in Figure A-4. The internal resistance for this device is different than the resistance of the selectable internal resistor on the MC68HC705KJ1 and the MC68HRC705KJ1 devices.



Figure A-3. RC Oscillator Connections (No External Resistor)



MC68HRC705KJ1



A.5 Typical Internal Operating Frequency Versus Temperature (No External Resistor)



NOTE

Due to process variations, operating voltages, and temperature requirements, the internal resistance and tolerance are unspecified. Typically for a given voltage and temperature, the frequency should not vary more than \pm 500 kHz. However, this data is not guaranteed. It is the user's responsibility to ensure that the resulting internal operating frequency meets user's requirements.

A.6 Package Types and Order Numbers

Table A-1. MC68HRC705KJ1 (RC Oscillator Option) Order Numbers⁽¹⁾

Package Type	Case Outline	Pin Count	Operating Temperature	Order Number
PDIP	648	16	−40 to +85°C	MC68HRC705KJ1C ⁽²⁾ P ⁽³⁾
SOIC	751G	16	−40 to +85°C	MC68HRC705KJ1CDW ⁽⁴⁾
Cerdip	620A	16	−40 to +85°C	MC68HRC705KJ1CS ⁽⁵⁾

1. Refer to Chapter 11 Ordering Information and Mechanical Specifications for standard part ordering information.

2. C = extended temperature range

3. P = plastic dual in-line package (PDIP)

4. DW = small outline integrated circuit (SOIC)

5. S = ceramic dual in-line package (Cerdip)