

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC05
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	10
Program Memory Size	1.2KB (1.2K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.295", 7.50mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mchrc705kj1cdwe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Revision History

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

Revision History

Date	Revision Level	Description	Page Number(s)
		Figure 1-4. Crystal Connections with Oscillator Internal Resistor Mask Option — changed PA7 designator to OSC1 in two places	17
		Figure 1-5. Crystal Connections without Oscillator Internal Resistor Mask Option — changed PA7 designator to OSC1 in two places	17
		Figure 1-6. Ceramic Resonator Connections with Oscillator Internal Resistor Mask Option — changed PA7 designator to OSC1 in two places	18
April, 2002	3.0	Figure 1-7. Ceramic Resonator Connections without Oscillator Internal Resistor Mask Option — changed PA7 designator to OSC1 in two places	18
			Figure 1-8. External Clock Connections — changed PA7 designator to OSC1 in two places
		Figure B-1. Crystal Connections — added OSC2 designation	105
		Table B-3. MC68HLC705KJ1 (Low Frequency) Order Numbers — Corrected table title	106
		Reformatted to new publications standards.	Throughout
May, 2003	4.0	Figure A-2. Typical Internal Operating Frequency for Various VDD at 25°C — RC Oscillator Option Only — replaced graph	102
July, 2005	4.1	Updated to meet Freescale identity guidelines.	Throughout



Chapter 6 Low-Power Modes

6.1	Introduction	5/
6.2	Exiting Stop and Wait Modes	57
6.3	Effects of Stop and Wait Modes	58
6.3.1	Clock Generation	
6.3.1.1		
6.3.1.2		
6.3.2	CPU	
6.3.2.1		
6.3.2.2		
6.3.3	COP Watchdog	
6.3.3.1		
6.3.3.2		
6.3.4	Timer	
6.3.4.1 6.3.4.2		
6.3.4.2	WAITEPROM/OTPROM	
6.3.5.1		
6.3.5.2		
6.4		
	Data-Retention Mode	
6.5	Timing	60
	Chapter 7	
	Parallel I/O Ports (PORTS)	
7.1	Introduction	63
7.2	Port A	
7.2.1	Port A Data Register	
7.2.2	Data Direction Register A	
7.2.3	Pulldown Register A	
7.2.4	Port LED Drive Capability	
7.2.5	Port A I/O Pin Interrupts	
7.3	Port B	
7.3.1	Port B Data Register	
7.3.2	Data Direction Register B	
7.3.3	Pulldown Register B	
7.4	I/O Port Electrical Characteristics	
	TO FORE Elocation Characteristics	00
	Chapter 8	
	Resets and Interrupts	
8.1	Introduction	71
8.2	Resets	71
8.2.1	Power-On Reset	
8.2.2	External Reset	
8.2.3	—·····································	
	COP Watchdog Reset	73
8.2.4	COP Watchdog Reset	

MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1



Table of Contents



1.3 Programmable Options

The options in Table 1-1 are programmable in the mask option register.

Table 1-1. Programmable Options

Feature	Option
COP watchdog timer	Enabled or disabled
External interrupt triggering	Edge-sensitive only or edge- and level-sensitive
Port A IRQ pin interrupts	Enabled or disabled
Port pulldown resistors	Enabled or disabled
STOP instruction mode	Stop mode or halt mode
Crystal oscillator internal resistor	Enabled or disabled
EPROM security	Enabled or disabled
Short oscillator delay counter	Enabled or disabled

1.4 Pin Functions

Pin assignments are shown in Figure 1-2 with the functions described in the following subsections.




Figure 1-2. Pin Assignments



Introduction




Figure 1-6. Ceramic Resonator Connections with Oscillator Internal Resistor Mask Option




Figure 1-7. Ceramic Resonator Connections without Oscillator Internal Resistor Mask Option

1.4.2.3 RC Oscillator

Refer to Appendix A MC68HRC705KJ1.



1.4.2.4 External Clock

An external clock from another CMOS-compatible device can be connected to the OSC1 input, with the OSC2 input not connected, as shown in Figure 1-8. This configuration is possible regardless of whether the crystal/ceramic resonator or the RC oscillator is enabled.




Figure 1-8. External Clock Connections

1.4.3 **RESET**

Applying a logic 0 to the \overline{RESET} pin forces the MCU to a known startup state. An internal reset also pulls the \overline{RESET} pin low. An internal resistor to V_{DD} pulls the \overline{RESET} pin high. A steering diode between the \overline{RESET} and V_{DD} pins discharges any \overline{RESET} pin voltage when power is removed from the MCU. The \overline{RESET} pin contains an internal Schmitt trigger to improve its noise immunity as an input. Refer to Chapter 8 Resets and Interrupts for more information.

1.4.4 **IRQ**/V_{PP}

The external interrupt/programming voltage pin (IRQ/V_{PP}) drives the asynchronous IRQ interrupt function of the CPU. Additionally, it is used to program the user EPROM and mask option register. (See Chapter 2 Memory and Chapter 5 External Interrupt Module (IRQ).)

The LEVEL bit in the mask option register provides negative edge-sensitive triggering or both negative edge-sensitive and low level-sensitive triggering for the interrupt function.

If level-sensitive triggering is selected, the \overline{IRQ}/V_{PP} input requires an external resistor to V_{DD} for wired-OR operation. If the \overline{IRQ}/V_{PP} pin is not used, it must be tied to the V_{DD} supply.

The \overline{IRQ}/V_{PP} pin contains an internal Schmitt trigger as part of its input to improve noise immunity. The voltage on this pin should not exceed V_{DD} except when the pin is being used for programming the EPROM.

NOTE

The mask option register can enable the PA0–PA3 pins to function as external interrupt pins.

1.4.5 PA0-PA7

These eight input/output (I/O) lines comprise port A, a general-purpose bidirectional I/O port. (See Chapter 5 External Interrupt Module (IRQ) for information on PA0–PA3 external interrupts.)

1.4.6 PB2 and PB3

These two I/O lines comprise port B, a general-purpose bidirectional I/O port.

MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1



Chapter 2 Memory

2.1 Introduction

This section provides:

- Memory map (Figure 2-1)
- Summary of the input/output registers (Figure 2-2)
- Description of:
 - Random-access memory (RAM)
 - EPROM/OTPROM (electrically programmable read-only memory)one-time programmable read-only memory)
 - Mask option register

Memory features include:

- 1232 Bytes of User EPROM, Plus Eight Bytes for User Vectors
- 64 Bytes of User RAM

2.2 Unimplemented Memory Locations

Accessing an unimplemented location can have unpredictable effects on MCU operation. In Figure 2-2 and in register figures in this document, unimplemented locations are shaded.

2.3 Reserved Memory Locations

Accessing a reserved location can have unpredictable effects on MCU operation. In Figure 2-2 and in register figures in this document, reserved locations are marked with the word Reserved or with the letter R.

2.4 Memory Map

See Figure 2-1.



2.6 **RAM**

The 64 addresses from \$00C0 to \$00FF serve as both the user RAM and the stack RAM. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements when the CPU stores a byte on the stack and increments when the CPU retrieves a byte from the stack.

NOTE

Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.

2.7 EPROM/OTPROM

An MCU with a quartz window has 1240 bytes of erasable, programmable ROM (EPROM). The quartz window allows EPROM erasure with ultraviolet light.

NOTE

Keep the quartz window covered with an opaque material except when erasing the MCU. Ambient light can affect MCU operation.

In an MCU without the quartz window, the EPROM cannot be erased and serves as 1240 bytes of one-time programmable ROM (OTPROM).

The following addresses are user EPROM/OTPROM locations:

- \$0300-\$07CF
- \$07F8–\$07FF, used for user-defined interrupt and reset vectors

The COP register (COPR) is an EPROM/OTPROM location at address \$07F0.

The mask option register (MOR) is an EPROM/OTPROM location at address \$07F1.

2.7.1 EPROM/OTPROM Programming

The two ways to program the EPROM/OTPROM are:

- Manipulating the control bits in the EPROM programming register to program the EPROM/OTPROM on a byte-by-byte basis
- Programming the EPROM/OTPROM with the M68HC705J In-Circuit Simulator (M68HC705JICS) available from Freescale



Memory

2.7.2 EPROM Programming Register

The EPROM programming register (EPROG) contains the control bits for programming the EPROM/OTPROM.




Figure 2-3. EPROM Programming Register (EPROG)

ELAT — **EPROM** Bus Latch Bit

This read/write bit latches the address and data buses for EPROM/OTPROM programming. Clearing the ELAT bit automatically clears the EPGM bit. EPROM/OTPROM data cannot be read while the ELAT bit is set. Reset clears the ELAT bit.

- 1 = Address and data buses configured for EPROM/OTPROM programming the EPROM
- 0 = Address and data buses configured for normal operation

MPGM — **MOR** Programming Bit

This read/write bit applies programming power from the \overline{IRQ}/V_{PP} pin to the mask option register. Reset clears MPGM.

- 1 = Programming voltage applied to MOR
- 0 = Programming voltage not applied to MOR

EPGM — **EPROM** Programming Bit

This read/write bit applies the voltage from the \overline{IRQ}/V_{PP} pin to the EPROM. To write the EPGM bit, the ELAT bit must be set already. Reset clears EPGM.

- 1 = Programming voltage (\overline{IRQ}/V_{PP} pin) applied to EPROM
- 0 = Programming voltage (IRQ/V_{PP} pin) not applied to EPROM

NOTE

Writing logic 1s to both the ELAT and EPGM bits with a single instruction sets ELAT and clears EPGM. ELAT must be set first by a separate instruction.

Bits [7:3] — Reserved

Take the following steps to program a byte of EPROM/OTPROM:

- 1. Apply the programming voltage, V_{PP} , to the \overline{IRQ}/V_{PP} pin.
- 2. Set the ELAT bit.
- 3. Write to any EPROM/OTPROM address.
- 4. Set the EPGM bit and wait for a time, t_{EPGM}.
- 5. Clear the ELAT bit.

2.7.3 EPROM Erasing

The erased state of an EPROM bit is logic 0. Erase the EPROM by exposing it to 15 Ws/cm² of ultraviolet light with a wavelength of 2537 angstroms. Position the ultraviolet light source one inch from the EPROM. Do not use a shortwave filter.

MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1



Memory

SWAIT — Stop-to-Wait Conversion Bit

The SWAIT bit enables halt mode. When the SWAIT bit is set, the CPU interprets the STOP instruction as a WAIT instruction, and the MCU enters halt mode. Halt mode is the same as wait mode, except that an oscillator stabilization delay of 1 to 4064 t_{cvc} occurs after exiting halt mode.

- 1 = Halt mode enabled
- 0 = Halt mode not enabled

SWPDI — Software Pulldown Inhibit Bit

The SWPDI bit inhibits software control of the I/O port pulldown devices. The SWPDI bit overrides the pulldown inhibit bits in the port pulldown inhibit registers.

- 1 = Software pulldown control inhibited
- 0 = Software pulldown control not inhibited

PIRQ — Port A External Interrupt Bit

The PIRQ bit enables the PA0-PA3 pins to function as external interrupt pins.

- 1 = PA0–PA3 enabled as external interrupt pins
- 0 = PA0-PA3 not enabled as external interrupt pins

LEVEL —External Interrupt Sensitivity Bit

The LEVEL bit controls external interrupt triggering sensitivity.

- 1 = External interrupts triggered by active edges and active levels
- 0 = External interrupts triggered only by active edges

COPEN — **COP** Enable Bit

The COPEN bit enables the COP watchdog.

- 1 = COP watchdog enabled
- 0 = COP watchdog disabled

2.9 EPROM Programming Characteristics

Table 2-1. EPROM Programming Characteristics⁽¹⁾

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage IRQ/V _{PP}	V _{PP}	16.0	16.5	17.0	V
Programming Current IRQ/V _{PP}	I _{PP}	—;	3.0	10.0	mA
Programming Time Per Array Byte MOR	^t EPGM ^t MPGM	4 4	_	_	ms

^{1.} $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_{A} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$



Central Processor Unit (CPU)




Figure 4-1. Programming Model

34 Freescale Semiconductor

MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1

MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1

Table 4-7. Opcode Map

	Bit Mani	pulation	Branch		Read	I-Modify-V	Vrite		Control				Register	/Memory			
	DIR	DIR	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
MSB LSB	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	MSB LSB
0	5 BRSET0 3 DIR	BSET0 2 DIR	BRA 2 REL	5 NEG 2 DIR	3 NEGA 1 INH	3 NEGX 1 INH	6 NEG 2 IX1	NEG 1 IX	9 RTI 1 INH		SUB 2 IMM	3 SUB 2 DIR	SUB 3 EXT	5 SUB 3 IX2	SUB 2 IX1 1	SUB IX	0
1	5 BRCLR0 3 DIR	5 BCLR0 2 DIR	3 BRN 2 REL						6 RTS 1 INH		2 CMP 2 IMM	3 CMP 2 DIR	4 CMP 3 EXT	5 CMP 3 IX2	CMP 2 IX1 1	CMP IX	1
2	5 BRSET1 3 DIR	5 BSET1 2 DIR	3 BHI 2 REL		11 MUL 1 INH						SBC 2 IMM	3 SBC 2 DIR	SBC 3 EXT	5 SBC 3 IX2	SBC 1X1 1	SBC IX	2
3	5 BRCLR1 3 DIR	5 BCLR1 2 DIR	3 BLS 2 REL	5 COM 2 DIR	COMA 1 INH	COMX 1 INH	6 COM 2 IX1	COM	10 SWI 1 INH		CPX 2 IMM	3 CPX 2 DIR	CPX 3 EXT	5 CPX 3 IX2	CPX 2 IX1 1	CPX IX	3
4	5 BRSET2 3 DIR	5 BSET2 2 DIR	BCC 2 REL	5 LSR 2 DIR	3 LSRA 1 INH	3 LSRX 1 INH	6 LSR 2 IX1	LSR 1 IX			2 AND 2 IMM	3 AND 2 DIR	4 AND 3 EXT	5 AND 3 IX2	AND 2 IX1 1	AND IX	4
5	5 BRCLR2 3 DIR		3 BCS/BLO 2 REL								2 BIT 2 IMM	3 BIT 2 DIR	BIT 3 EXT	5 BIT 3 IX2	BIT 2 IX1 1	BIT IX	5
6	BRSET3 3 DIR	BSET3 2 DIR	BNE 2 REL	FOR 2 DIR	3 RORA 1 INH	RORX 1 INH	6 ROR 2 IX1	ROR 1 IX			LDA 2 IMM	3 LDA 2 DIR	LDA 3 EXT	5 LDA 3 IX2	LDA 2 IX1 1	LDA IX	6
7	BRCLR3 3 DIR		BEQ 2 REL	5 ASR 2 DIR	3 ASRA 1 INH	3 ASRX 1 INH	6 ASR 2 IX1	ASR 1 IX		TAX 1 INH		STA 2 DIR	5 STA 3 EXT	STA 3 IX2	STA 2 IX1 1	STA IX	7
8	BRSET4 3 DIR	BSET4 2 DIR	BHCC 2 REL		3 ASLA/LSLA 1 INH			ASL/LSL 1 IX		CLC 1 INH	EOR 2 IMM	EOR 2 DIR	EOR 3 EXT	EOR 3 IX2	EOR 2 IX1 1	EOR IX	8
9	BRCLR4 3 DIR			FOL 2 DIR	3 ROLA 1 INH		6 ROL 2 IX1	ROL 1 IX		SEC 1 INH			ADC 3 EXT	ADC 3 IX2	ADC 2 IX1 1	ADC IX	9
Α	BRSET5 3 DIR	BSET5 2 DIR	BPL	DEC 2 DIR	3 DECA 1 INH	3 DECX 1 INH	DEC 2 IX1	DEC 1 IX		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1 1	ORA IX	Α
В	BRCLR5 3 DIR	BCLR5 2 DIR	BMI 2 REL							SEI 1 INH	ADD 2 IMM	3 ADD 2 DIR	ADD 3 EXT	ADD 3 IX2	ADD 2 IX1 1	ADD IX	В
С	BRSET6 3 DIR	BSET6 2 DIR	BMC 2 REL	INC 2 DIR	INCA 1 INH	INCX 1 INH		INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	JMP 2 IX1 1	JMP IX	С
D	BRCLR6 3 DIR		BMS 2 REL	TST 2 DIR	3 TSTA 1 INH	3 TSTX 1 INH	5 TST 2 IX1	TST IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1 1	JSR IX	D
E	5 BRSET7 3 DIR	5 BSET7 2 DIR	3 BIL 2 REL						STOP 1 INH		LDX 2 IMM	3 LDX 2 DIR	LDX 3 EXT	5 LDX 3 IX2	LDX 2 IX1 1	LDX IX	E
F	5 BRCLR7 3 DIR	BCLR7 2 DIR	3 BIH 2 REL	5 CLR 2 DIR	3 CLRA 1 INH	3 CLRX 1 INH	6 CLR 2 IX1	CLR	2 WAIT 1 INH	TXA 1 INH		STX 2 DIR	STX 3 EXT	6 STX 3 IX2	STX 2 IX1 1	STX IX	F

INH = Inherent

REL = Relative

IMM = Immediate DIR = Direct

IX = Indexed, No Offset IX1 = Indexed, 8-Bit Offset

EXT = Extended

IX2 = Indexed, 16-Bit Offset

LSB of Opcode in Hexadecimal

MSB 0 LSB[°] BRSET0 3 DIR 0

MSB of Opcode in Hexadecimal

Number of Cycles Opcode Mnemonic Number of Bytes/Addressing Mode



External Interrupt Module (IRQ)



6.3.3.1 STOP

The STOP instruction:

- Clears the COP watchdog counter
- Disables the COP watchdog clock

NOTE

To prevent the STOP instruction from disabling the COP watchdog, program the stop-to-wait conversion bit (SWAIT) in the mask option register to logic 1.

After exit from stop mode by external interrupt, the COP watchdog counter immediately begins counting from \$0000 and continues counting throughout the oscillator stabilization delay.

NOTE

Immediately after exiting stop mode by external interrupt, service the COP to ensure a full COP timeout period.

After exit from stop mode by reset:

- The COP watchdog counter immediately begins counting from \$0000.
- The COP watchdog counter is cleared at the end of the oscillator stabilization delay and begins counting from \$0000 again.

6.3.3.2 WAIT

The WAIT instruction has no effect on the COP watchdog.

NOTE

To prevent a COP timeout during wait mode, exit wait mode periodically to service the COP.

6.3.4 Timer

Effects of STOP and WAIT on the timer are discussed here.

6.3.4.1 STOP

The STOP instruction:

- Clears the RTIE, TOFE, RTIF, and TOF bits in the timer status and control register, disabling timer interrupt requests and removing any pending timer interrupt requests
- Disables the clock to the timer

After exiting stop mode by external interrupt, the timer immediately resumes counting from the last value before the STOP instruction and continues counting throughout the oscillator stabilization delay.

After exiting stop mode by reset and after the oscillator stabilization delay, the timer resumes operation from its reset state.

6.3.4.2 WAIT

The WAIT instruction has no effect on the timer.

6.3.5 EPROM/OTPROM

Effects of STOP and WAIT on the EPROM/OTPROM are discussed here.

MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1



Parallel I/O Ports (PORTS)

7.2.4 Port LED Drive Capability

All outputs can drive light-emitting diodes (LEDs). These pins can sink approximately 10 mA of current to V_{SS} .

7.2.5 Port A I/O Pin Interrupts


If the PIRQ bit in the mask option register is programmed to logic 1, PA0–PA3 pins function as external interrupt pins. (See Chapter 5 External Interrupt Module (IRQ).)

7.3 Port B

Port B is a 2-bit bidirectional port.

7.3.1 Port B Data Register

The port B data register contains a latch for each port B pin.



Note:

PB5, PB4, PB1, and PB0 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them.

Figure 7-6. Port B Data Register (PORTB)

PB[3:2] — Port B Data Bits

These read/write bits are software programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

NOTE

PB4-PB5 and PB0-PB1 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them.



Parallel I/O Ports (PORTS)



10.5 5.0-V DC Electrical Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output high voltage (I _{Load} = -2.5 mA) PA4-PA7 (I _{Load} = -5.5 mA) PB2-PB3, PA0-PA3	V _{OH}	V _{DD} -0.8 V _{DD} -0.8		_ _	V
Output low voltage ⁽⁸⁾ (I _{Load} = 10.0 mA) PA0–PA7, PB2–PB3	V _{OL}	_	_	0.8	٧
Input high voltage PA0-PA7, PB2-PB3, IRQ/V _{PP} , RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	٧
Input low voltage PA0-PA7, PB2-PB3, IRQ/V _{PP} , RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply current (f_{OP} = 2.1 MHz; f_{OSC} = 4.2 MHz) Run mode ⁽³⁾ Wait mode ⁽⁴⁾ Stop mode ⁽⁵⁾	I _{DD}	_ _ _	4.0 1.0 0.1	6.0 2.8 5.0	mA mA μA
Supply current ($f_{OP} = 4.0$ MHz; $f_{OSC} = 8.0$ MHz) Run mode ⁽³⁾ Wait mode ⁽⁴⁾ Stop mode ⁽⁵⁾	I _{DD}	_ _ _	5.2 1.1 0.1	7.0 3.3 5.0	mA mA μA
I/O Ports Hi-Z leakage current PA0-PA7, PB2-PB3 (without individual pulldown activated)	I _{IL}	_	0.2	±1	μΑ
Input pulldown current PA0-PA7, PB2-PB3 (with individual pulldown activated)	I _{IL}	35	80	200	μΑ
Input pullup current RESET	I _{IL}	-15	-35	-85	μА
Input current ⁽⁶⁾ RESET, IRQ/V _{PP} , OSC1	I _{In}	_	0.2	±1	μΑ
Capacitance Ports (As Inputs or Outputs) RESET, IRQ, OSC1, OSC2	C _{Out}		_	12 8	pF
Crystal/ceramic resonator oscillator mode internal resistor OSC1 to OSC2 ⁽⁷⁾	R _{OSC}	1.0	2.0	3.0	МΩ

- 1. V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40°C to +85°C, unless otherwise noted.
- 2. Typical values at midpoint of voltage range, 25°C only
- 3. Run mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF on OSC2}$.
- 4. Wait mode I_{DD}: only timer system active. Wait mode is affected linearly by OSC2 capacitance. Wait mode is measured with all ports configured as inputs; $V_{IL} = 0.2 \text{ V}$; $V_{IH} = V_{DD} - 0.2 \text{ V}$. Wait mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2.
- 5. Stop mode I_{DD} is measured with OSC1 = V_{SS} . Stop mode I_{DD} is measured with all ports configured as inputs; V_{IL} = 0.2 V; $V_{IH} = V_{DD} - 0.2 \text{ V}$. 6. Only input high current rated to +1 μ A on RESET.
- 7. The R_{OSC} value selected for RC oscillator versions of this device is unspecified.
- 8. Maximum current drain for all I/O pins combined should not exceed 100 mA.



Electrical Specifications

10.9 EPROM Programming Characteristics

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Programming voltage IRQ/V _{PP}	V _{PP}	16.0	16.5	17.0	V
Programming current IRQ/V _{PP}	I _{PP}	-:	3.0	10.0	mA
Programming time Per array byte MOR	t _{EPGM} t _{MPGM}	4 4	_ _		ms

^{1.} V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_{A} = -40°C to +85°C, unless otherwise noted.


10.10 Control Timing

Table 10-2. Control Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Oscillator frequency Crystal oscillator option External clock source	f _{OSC}	— dc	8.0 8.0	MHz
Internal operating frequency (f _{OSC} ÷ 2) Crystal oscillator External clock	f _{OP}	— dc	4.0 4.0	MHz
Cycle time (1 ÷ f _{OP})	t _{cyc}	250	_	ns
RESET pulse width low	t _{RL}	1.5	_	t _{cyc}
IRQ interrupt pulse width low (edge-triggered)	t _{ILIH}	1.5	_	t _{cyc}
IRQ interrupt pulse width low (edge- and level-triggered)	t _{ILIL}	1.5	Note ⁽²⁾	t _{cyc}
PA0–PA3 Interrupt pulse width high (edge-triggered)	t _{IHIL}	1.5	_	t _{cyc}
PA0-PA3 interrupt pulse width (edge- and level-triggered)	t _{IHIH}	1.5	Note ⁽²⁾	t _{cyc}
OSC1 pulse width	t _{OH} , t _{OL}	100	_	ns

V_{DD} = 5.0 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -40°C to +85°C, unless otherwise noted.
 The maximum width t_{ILIL} or t_{ILIH} should not be more than the number of cycles it takes to execute the interrupt service routine plus 19 t_{cyc} or the interrupt service routine will be re-entered.





NOTES:

- 1. Internal clock, internal address bus, and internal data bus are not available externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 10-10. External Reset Timing

MC68HRC705KJ1

A.5 Typical Internal Operating Frequency Versus Temperature (No External Resistor)




Figure A-4. Typical Internal Operating Frequency versus Temperature (OSCRES Bit = 1)

NOTE

Due to process variations, operating voltages, and temperature requirements, the internal resistance and tolerance are unspecified. Typically for a given voltage and temperature, the frequency should not vary more than \pm 500 kHz. However, this data is not guaranteed. It is the user's responsibility to ensure that the resulting internal operating frequency meets user's requirements.

A.6 Package Types and Order Numbers

Table A-1. MC68HRC705KJ1 (RC Oscillator Option)
Order Numbers⁽¹⁾

Package Type	Case Outline	Pin Count	Operating Temperature	Order Number
PDIP	648	16	–40 to +85°C	MC68HRC705KJ1C ⁽²⁾ P ⁽³⁾
SOIC	751G	16	–40 to +85°C	MC68HRC705KJ1CDW ⁽⁴⁾
Cerdip	620A	16	–40 to +85°C	MC68HRC705KJ1CS ⁽⁵⁾

- Refer to Chapter 11 Ordering Information and Mechanical Specifications for standard part ordering information.
- 2. C = extended temperature range
- 3. P = plastic dual in-line package (PDIP)
- 4. DW = small outline integrated circuit (SOIC)
- 5. S = ceramic dual in-line package (Cerdip)

MC68HC705KJ1 • MC68HRC705KJ1 • MC68HLC705KJ1 Data Sheet, Rev. 4.1