

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	19
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f213g6mnnp-u0

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View) of PWQN0024KC-A Package. Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View) of PWQN0024KC-A Package

Table 1.4 Pin Name Information by Pin Number

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B
1	MODE							
2	RESET							
3	XOUT(/XCOUT)	P4_7						
4	VSS/AVSS							
5	XIN(/XCIN)	P4_6						
6	VCC/AVCC							
7		P3_7		TRA0	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
8		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
9		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
10		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
11		P4_5	INT0		(RXD2/SCL2)			ADTRG
12		P1_7	INT1	(TRAIO)				IVCMP1
13		P1_6			(CLK0)			LVCOUT2/IVREF1
14		P1_5	(INT1)	(TRAIO)	(RXD0)			
15		P1_4		(TRCCLK)	(TXD0)			
16		P1_3	KI3	TRBO/ (TRCIOC)				AN11/LVCOUT1
17		P1_2	KI2	(TRCIOB)				AN10/LVREF
18		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9/LVCMP2
19		P1_0	KI0	(TRCIOD)				AN8/LVCMP1
20		P0_7		(TRCIOC)				AN0/DA1
21		P0_6		(TRCIOD)				AN1/DA0
22		P0_2		(TRCIOA/ TRCTRG)				AN5
23		P0_1		(TRCIOA/ TRCTRG)				AN6
24		P4_2						VREF

Note:

1. Can be assigned to the pin in parentheses by a program.

3. Memory

3.1 R8C/3GM Group

Figure 3.1 is a Memory Map of R8C/3GM Group. The R8C/3GM Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/3GM Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	X _X h
000Eh	Watchdog Timer Start Register	WDTS	X _X h
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit/Comparator A Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h (4) 00100000b (5)
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4) 1100X011b (5)
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0.
4. The LVDAS bit in the OFS register is set to 1.
5. The LVDA5 bit in the OFS register is set to 0.

Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1/Comparator A1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2/Comparator A2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUICSR register.

Table 4.9 SFR Information (9) (1)

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11)⁽¹⁾

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h			XXh
2CB9h	DTC Control Data 15	DTCD15	XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h			XXh
2CC1h	DTC Control Data 16	DTCD16	XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh	DTC Control Data 18	DTCD18	XXh
2CD0h			XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h	DTC Control Data 19	DTCD19	XXh
2CD7h			XXh
2CD8h			XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh	DTC Control Data 20	DTCD20	XXh
2CDEh			XXh
2CDFh			XXh
2CE0h			XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h	DTC Control Data 21	DTCD21	XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h			XXh
2CE9h			XXh
2CEAh			XXh

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-20°C ≤ Topr ≤ 85°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Symbol	Parameter			Conditions	Standard			Unit		
					Min.	Typ.	Max.			
V _{CC} /AV _{CC}	Supply voltage				1.8	—	5.5	V		
V _{SS} /AV _{SS}	Supply voltage				—	0	—	V		
V _{IH}	Input "H" voltage	Other than CMOS input			0.8 V _{CC}	—	V _{CC}	V		
		CMOS input	Input level switching function (I/O port)	Input level selection: 0.35 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0.5 V _{CC}	—	V _{CC} V		
					2.7 V ≤ V _{CC} < 4.0 V	0.55 V _{CC}	—	V _{CC} V		
					1.8 V ≤ V _{CC} < 2.7 V	0.65 V _{CC}	—	V _{CC} V		
		Input level selection: 0.5 V _{CC}			4.0 V ≤ V _{CC} ≤ 5.5 V	0.65 V _{CC}	—	V _{CC} V		
					2.7 V ≤ V _{CC} < 4.0 V	0.7 V _{CC}	—	V _{CC} V		
					1.8 V ≤ V _{CC} < 2.7 V	0.8 V _{CC}	—	V _{CC} V		
		Input level selection: 0.7 V _{CC}			4.0 V ≤ V _{CC} ≤ 5.5 V	0.85 V _{CC}	—	V _{CC} V		
					2.7 V ≤ V _{CC} < 4.0 V	0.85 V _{CC}	—	V _{CC} V		
					1.8 V ≤ V _{CC} < 2.7 V	0.85 V _{CC}	—	V _{CC} V		
	External clock input (XOUT)				1.2	—	V _{CC}	V		
V _{IL}	Input "L" voltage	Other than CMOS input			0	—	0.2 V _{CC}	V		
		CMOS input	Input level switching function (I/O port)	Input level selection: 0.35 V _{CC}	4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.2 V _{CC} V		
					2.7 V ≤ V _{CC} < 4.0 V	0	—	0.2 V _{CC} V		
					1.8 V ≤ V _{CC} < 2.7 V	0	—	0.2 V _{CC} V		
		Input level selection: 0.5 V _{CC}			4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.4 V _{CC} V		
					2.7 V ≤ V _{CC} < 4.0 V	0	—	0.3 V _{CC} V		
					1.8 V ≤ V _{CC} < 2.7 V	0	—	0.2 V _{CC} V		
		Input level selection: 0.7 V _{CC}			4.0 V ≤ V _{CC} ≤ 5.5 V	0	—	0.55 V _{CC} V		
					2.7 V ≤ V _{CC} < 4.0 V	0	—	0.45 V _{CC} V		
					1.8 V ≤ V _{CC} < 2.7 V	0	—	0.35 V _{CC} V		
	External clock input (XOUT)				0	—	0.4	V		
I _{OH(sum)}	Peak sum output "H" current	Sum of all pins I _{OH(peak)}			—	—	-160	mA		
I _{OH(sum)}	Average sum output "H" current	Sum of all pins I _{OH(avg)}			—	—	-80	mA		
I _{OH(peak)}	Peak output "H" current	Drive capacity Low			—	—	-10	mA		
		Drive capacity High			—	—	-40	mA		
I _{OH(avg)}	Average output "H" current	Drive capacity Low			—	—	-5	mA		
		Drive capacity High			—	—	-20	mA		
I _{OL(sum)}	Peak sum output "L" current	Sum of all pins I _{OL(peak)}			—	—	160	mA		
I _{OL(sum)}	Average sum output "L" current	Sum of all pins I _{OL(avg)}			—	—	80	mA		
I _{OL(peak)}	Peak output "L" current	Drive capacity Low			—	—	10	mA		
		Drive capacity High			—	—	40	mA		
I _{OL(avg)}	Average output "L" current	Drive capacity Low			—	—	5	mA		
		Drive capacity High			—	—	20	mA		
f(XIN)	XIN clock input oscillation frequency			2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ V _{CC} < 2.7 V	—	—	5	MHz		
f(XCIN)	XCIN clock input oscillation frequency	1.8 V ≤ V _{CC} ≤ 5.5 V			—	32.768	50	kHz		
f _{FOCO40M}	When used as the count source for timer RC (3)	2.7 V ≤ V _{CC} ≤ 5.5 V			32	—	40	MHz		
f _{FOCO-F}	f _{FOCO-F} frequency			2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ V _{CC} < 2.7 V	—	—	5	MHz		
—	System clock frequency			2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ V _{CC} < 2.7 V	—	—	5	MHz		
f(BCLK)	CPU clock frequency			2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	20	MHz		
				1.8 V ≤ V _{CC} < 2.7 V	—	—	5	MHz		

Notes:

1. V_{CC} = 1.8 to 5.5 V and T_{opr} = -20 to 85°C (N version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. f_{FOCO40M} can be used as the count source for timer RC in the range of V_{CC} = 2.7 V to 5.5V.

Table 5.3 A/D Converter Characteristics

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
-	Resolution		V _{ref} = AVcc	-	-	10	Bit
-	Absolute accuracy	10-bit mode	V _{ref} = AVcc = 5.0 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±3	LSB
			V _{ref} = AVcc = 3.3 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±5	LSB
			V _{ref} = AVcc = 3.0 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±5	LSB
			V _{ref} = AVcc = 2.2 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±5	LSB
		8-bit mode	V _{ref} = AVcc = 5.0 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±2	LSB
			V _{ref} = AVcc = 3.3 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±2	LSB
			V _{ref} = AVcc = 3.0 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±2	LSB
			V _{ref} = AVcc = 2.2 V AN0, AN1, AN5, AN6 input, AN8 to AN11 input	-	-	±2	LSB
φAD	A/D conversion clock		4.0 V ≤ V _{ref} = AVcc ≤ 5.5 V (2)	2	-	20	MHz
			3.2 V ≤ V _{ref} = AVcc ≤ 5.5 V (2)	2	-	16	MHz
			2.7 V ≤ V _{ref} = AVcc ≤ 5.5 V (2)	2	-	10	MHz
			2.2 V ≤ V _{ref} = AVcc ≤ 5.5 V (2)	2	-	5	MHz
-	Tolerance level impedance			-	3	-	kΩ
tconv	Conversion time	10-bit mode	V _{ref} = AVcc = 5.0 V, φAD = 20 MHz	2.2	-	-	μs
		8-bit mode	V _{ref} = AVcc = 5.0 V, φAD = 20 MHz	2.2	-	-	μs
tsamp	Sampling time		φAD = 20 MHz	0.8	-	-	μs
I _{vref}	V _{ref} current		V _{CC} = 5 V, XIN = f1 = φAD = 20 MHz	-	45	-	μA
V _{ref}	Reference voltage			2.2	-	AVcc	V
V _{IA}	Analog input voltage (3)			0	-	V _{ref}	V
OCVREF	On-chip reference voltage		2 MHz ≤ φAD ≤ 4 MHz	1.19	1.34	1.49	V

Notes:

1. V_{CC}/AVcc = V_{ref} = 2.2 to 5.5 V, V_{SS} = 0 V and T_{opr} = -20 to 85°C (N version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.8 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (2)		10,000 (3)	—	—	times
—	Byte program time (program/erase endurance \leq 1,000 times)		—	160	1,500	μs
—	Byte program time (program/erase endurance $>$ 1,000 times)		—	300	1,500	μs
—	Block erase time (program/erase endurance \leq 1,000 times)		—	0.2	1	s
—	Block erase time (program/erase endurance $>$ 1,000 times)		—	0.3	1	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5+CPU clock \times 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	μs
—	Time from suspend until erase restart		—	—	30+CPU clock \times 1 cycle	μs
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		—	—	30+CPU clock \times 1 cycle	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		-20	—	85	$^{\circ}\text{C}$
—	Data hold time (7)	Ambient temperature = 55 $^{\circ}\text{C}$	20	—	—	year

Notes:

1. Vcc = 2.7 to 5.5 V and $T_{opr} = -20$ to 85 $^{\circ}\text{C}$ (N version), unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.


**Figure 5.2 Time delay until Suspend**

Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
–	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	39.2	40	40.8	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	39.6	40	40.4	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	36.126	36.864	37.602	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	39.495	36.864	37.233	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	31.36	32	32.64	MHz
		Vcc = 1.8 V to 5.5 V Topr = 25°C	31.68	32	32.32	MHz
–	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	–	100	450	μs
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	500	–	μA

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = –20 to 85°C (N version), unless otherwise specified.
2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
FOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
–	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	–	30	100	μs
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	2	–	μA
FOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
–	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	–	30	100	μs
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	2	–	μA

Note:

1. Vcc = 1.8 to 5.5 V, Topr = –20 to 85°C (N version), unless otherwise specified.

Table 5.15 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		—	—	2,000	μs

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tsUCYC	SSCK clock cycle time		4	—	—	tcyc ⁽²⁾
tH	SSCK clock "H" width		0.4	—	0.6	tsUCYC
tL	SSCK clock "L" width		0.4	—	0.6	tsUCYC
tRISE	SSCK clock rising time	Master	—	—	1	tcyc ⁽²⁾
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tcyc ⁽²⁾
		Slave	—	—	1	μs
tsU	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tcyc ⁽²⁾
tLEAD	SCS setup time	Slave	1tcyc + 50	—	—	ns
tLAG	SCS hold time	Slave	1tcyc + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1	tcyc ⁽²⁾
tsA	SSI slave access time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tcyc + 100	ns
		1.8 V ≤ Vcc < 2.7 V	—	—	1.5tcyc + 200	ns
tOR	SSI slave out open time	2.7 V ≤ Vcc ≤ 5.5 V	—	—	1.5tcyc + 100	ns
		1.8 V ≤ Vcc < 2.7 V	—	—	1.5tcyc + 200	ns

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version), unless otherwise specified.
2. 1tcyc = 1/f1(s)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)


Table 5.22 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	When external clock is selected	200	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width		100	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width		100	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time		—	90 ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time		0	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time		10	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time		90	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time		—	10 ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time		90	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time		90	ns

 $i = 0$ or 2

Note:


1. V_{CC} = 5 V and T_{OPR} = -20 to 85°C (N version), unless otherwise specified.

**Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.23 External Interrupt $\overline{INT_i}$ ($i = 0, 1, 3$) Input, Key Input Interrupt \overline{Kli} ($i = 0$ to 3)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INT_i}$ input "H" width, \overline{Kli} input "H" width	250 (1)	—	ns
$t_{w(INL)}$	$\overline{INT_i}$ input "L" width, \overline{Kli} input "L" width	250 (2)	—	ns

Notes:

1. When selecting the digital filter by the $\overline{INT_i}$ input filter select bit, use an $\overline{INT_i}$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{INT_i}$ input filter select bit, use an $\overline{INT_i}$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.

**Figure 5.11 Input Timing Diagram for External Interrupt $\overline{INT_i}$ and Key Input Interrupt \overline{Kli} when Vcc = 5 V**

**Table 5.25 Electrical Characteristics (4) [2.7 V ≤ Vcc < 3.3 V]
(Topr = –20 to 85°C (N version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.5	10	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	7.5	mA
	High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	–	mA
		XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	4.0	–	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	–	mA
		XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	–	1	–	mA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	390	μA
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, FMR27 = 1, VCA20 = 0	–	80	400	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division, Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	40	–	μA
	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	15	90	μA	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	–	3.5	–	μA
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0	μA	
		XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0	–	μA	


Table 5.28 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	When external clock is selected	300	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width		150	ns
$t_{w(CKL)}$	CLK <i>i</i> Input "L" width		150	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time		—	120 ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time		0	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time		30	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time		90	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time		—	30 ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time		120	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time		90	ns

 $i = 0$ or 2

Note:

1. $V_{CC} = 3$ V and $T_{OPR} = -20$ to 85°C (N version), unless otherwise specified.

**Figure 5.14 Serial Interface Timing Diagram when $V_{CC} = 3$ V****Table 5.29 External Interrupt $\overline{\text{INT}_i}$ ($i = 0, 1, 3$) Input, Key Input Interrupt $\overline{\text{K}_i}$ ($i = 0$ to 3)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{\text{INT}_i}$ input "H" width, $\overline{\text{K}_i}$ input "H" width	380 (1)	—	ns
$t_{w(INL)}$	$\overline{\text{INT}_i}$ input "L" width, $\overline{\text{K}_i}$ input "L" width	380 (2)	—	ns

Notes:

1. When selecting the digital filter by the $\overline{\text{INT}_i}$ input filter select bit, use an $\overline{\text{INT}_i}$ input HIGH width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text{INT}_i}$ input filter select bit, use an $\overline{\text{INT}_i}$ input LOW width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.


**Figure 5.15 Input Timing Diagram for External Interrupt $\overline{\text{INT}_i}$ and Key Input Interrupt $\overline{\text{K}_i}$ when $V_{CC} = 3$ V**

Table 5.30 Electrical Characteristics (5) [1.8 V ≤ Vcc < 2.7 V]


Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Other than XOUT	Drive capacity High	IOH = -2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	IOH = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		IOH = -200 μA	1.0	-	Vcc	V
VOL	Output "L" voltage	Other than XOUT	Drive capacity High	IOL = 2 mA	-	-	0.5	V
			Drive capacity Low	IOL = 1 mA	-	-	0.5	V
		XOUT		IOL = 200 μA	-	-	0.5	V
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 2.2 V		0.05	0.2	-	V
		RESET	Vcc = 2.2 V		0.05	0.20	-	V
IIH	Input "H" current		VI = 2.2 V, Vcc = 2.2 V		-	-	4.0	μA
IIL	Input "L" current		VI = 0 V, Vcc = 2.2 V		-	-	-4.0	μA
R _{PULLUP}	Pull-up resistance		VI = 0 V, Vcc = 2.2 V		70	140	300	kΩ
R _{rxIN}	Feedback resistance	XIN			-	0.3	-	MΩ
R _{rxCIN}	Feedback resistance	XCIN			-	8	-	MΩ
V _{RAM}	RAM hold voltage		During stop mode		1.8	-	-	V

Note:


1. 1.8 V ≤ Vcc < 2.7 V and T_{opr} = -20 to 85°C (N version), f(XIN) = 5 MHz, unless otherwise specified.

Timing Requirements(Unless Otherwise Specified: V_{CC} = 2.2 V, V_{SS} = 0 V at T_{OPR} = 25°C)**Table 5.32 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C (XOUT)	XOUT input cycle time	200	—	ns
t _{WH} (XOUT)	XOUT input "H" width	90	—	ns
t _{WL} (XOUT)	XOUT input "L" width	90	—	ns
t _C (XCIN)	XCIN input cycle time	14	—	μs
t _{WH} (XCIN)	XCIN input "H" width	7	—	μs
t _{WL} (XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.16 External Clock Input Timing Diagram when $V_{CC} = 2.2 \text{ V}$** **Table 5.33 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C (TRAIO)	TRAIO input cycle time	500	—	ns
t _{WH} (TRAIO)	TRAIO input "H" width	200	—	ns
t _{WL} (TRAIO)	TRAIO input "L" width	200	—	ns

**Figure 5.17 TRAIO Input Timing Diagram when $V_{CC} = 2.2 \text{ V}$**