



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2680-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal	Typical Capa Tes	citor Values ed:	
	Fieq	C1	C2	
LP	32 kHz	33 pF	33 pF	
	200 kHz	15 pF	15 pF	
XT	1 MHz	33 pF	33 pF	
	4 MHz	27 pF	27 pF	
HS	4 MHz	27 pF	27 pF	
	8 MHz	22 pF	22 pF	
	20 MHz	15 pF	15 pF	

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:						
32 kHz	4 MHz					
200 kHz	8 MHz					
1 MHz	20 MHz					

- Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - 5: Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.



2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.

FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency, by modifying the IRCF bits, before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 27-10). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power managed modes. The clocking subsystem actions are discussed in each of the power managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 24.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 24.4 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

	-	-		`					/	
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
RXB1D7	RXB1D77	RXB1D76	RXB1D75	RXB1D74	RXB1D73	RXB1D72	RXB1D71	RXB1D70	xxxx xxxx	53, 292
RXB1D6	RXB1D67	RXB1D66	RXB1D65	RXB1D64	RXB1D63	RXB1D62	RXB1D61	RXB1D60	xxxx xxxx	53, 292
RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	xxxx xxxx	53, 292
RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	xxxx xxxx	53, 292
RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	xxxx xxxx	53, 292
RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	xxxx xxxx	53, 292
RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	xxxx xxxx	53, 292
RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	xxxx xxxx	53, 292
RXB1DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	53, 292
RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	53, 291
RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	53, 291
RXB1SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	xxxx xxxx	53, 291
RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	53, 290
RXB1CON Mode 0	RXFUL	RXM1	RXM0 ⁽⁷⁾	(7)	RXRTRRO ⁽⁷⁾	FILHIT2 ⁽⁷⁾	FILHIT1 ⁽⁷⁾	FILHITO ⁽⁷⁾	000- 0000	53, 287
RXB1CON Mode 1, 2	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHITO	0000 0000	53, 287
TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	xxxx xxxx	53, 284
TXB0D6	TXB0D67	TXB0D66	TXB0D65	TXB0D64	TXB0D63	TXB0D62	TXB0D61	TXB0D60	xxxx xxxx	53, 284
TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50	xxxx xxxx	54, 284
TXB0D4	TXB0D47	TXB0D46	TXB0D45	TXB0D44	TXB0D43	TXB0D42	TXB0D41	TXB0D40	xxxx xxxx	54, 284
TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	xxxx xxxx	54, 284
TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	xxxx xxxx	54, 284
TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	xxxx xxxx	54, 284
TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	xxxx xxxx	54, 284
TXB0DLC	—	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	54, 285
TXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	54, 284
TXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	54, 283
TXB0SIDL	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16	xxx- x-xx	54, 283
TXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	54, 283
TXB0CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	0000 0-00	54, 282
TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	xxxx xxxx	54, 284
TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	xxxx xxxx	54, 284
TXB1D5	TXB1D57	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	xxxx xxxx	54, 284
TXB1D4	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D43	TXB1D42	TXB1D41	TXB1D40	xxxx xxxx	54, 284
TXB1D3	TXB1D37	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D30	xxxx xxxx	54, 284
TXB1D2	TXB1D27	TXB1D26	TXB1D25	TXB1D24	TXB1D23	TXB1D22	TXB1D21	TXB1D20	xxxx xxxx	54, 284
TXB1D1	TXB1D17	TXB1D16	TXB1D15	TXB1D14	TXB1D13	TXB1D12	TXB1D11	TXB1D10	xxxx xxxx	54, 284
TXB1D0	TXB1D07	TXB1D06	TXB1D05	TXB1D04	TXB1D03	TXB1D02	TXB1D01	TXB1D00	xxxx xxxx	54, 284
TXB1DLC		TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	54, 285
TXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	54, 284
TXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	54, 283

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2585/2680/4585/4680) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

These registers and/or bits are not implemented on PIC18F2X8X devices and are read as '0'. Reset values are shown for PIC18F4X8X devices; individual unimplemented bits should be interpreted as '--'.

4: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN[™] technology is set up in Mode 1 or Mode 2.

9: These registers are available on PIC18F4X8X devices only.

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5** "**Writing to Flash Program Memory**". Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION



NOTES:

RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1OSC	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	MOVLW	.01	; Reset hours to 1
	MOVWF	hours	
	RETURN		; Done

EXAMPLE 12-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
1L Timer1 Register, Low Byte								
TImer1 Register, High Byte								50
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50
	Bit 7 GIE/GIEH PSPIF ⁽¹⁾ PSPIE ⁽¹⁾ PSPIP ⁽¹⁾ Timer1 Reg TImer1 Reg RD16	Bit 7 Bit 6 GIE/GIEH PEIE/GIEL PSPIF ⁽¹⁾ ADIF PSPIE ⁽¹⁾ ADIE PSPIP ⁽¹⁾ ADIP Timer1 Register, Low B TImer1 Register, High E RD16 T1RUN	Bit 7Bit 6Bit 5GIE/GIEHPEIE/GIELTMR0IEPSPIF(1)ADIFRCIFPSPIE(1)ADIERCIEPSPIP(1)ADIPRCIPTimer1 Register, Low ByteTImer1 Register, High ByteRD16T1RUNT1CKPS1	Bit 7Bit 6Bit 5Bit 4GIE/GIEHPEIE/GIELTMR0IEINT0IEPSPIF ⁽¹⁾ ADIFRCIFTXIFPSPIE ⁽¹⁾ ADIERCIETXIEPSPIP ⁽¹⁾ ADIPRCIPTXIPTimer1 Register, Low ByteTImer1 Register, High ByteT1CKPS0RD16T1RUNT1CKPS1T1CKPS0	Bit 7Bit 6Bit 5Bit 4Bit 3GIE/GIEHPEIE/GIELTMROIEINTOIERBIEPSPIF ⁽¹⁾ ADIFRCIFTXIFSSPIFPSPIE ⁽¹⁾ ADIERCIETXIESSPIEPSPIP ⁽¹⁾ ADIPRCIPTXIPSSPIPTimer1 Register, Low ByteTImer1 Register, High ByteT1CKPS1T1CKPS0T1OSCEN	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFPSPIF ⁽¹⁾ ADIFRCIFTXIFSSPIFCCP1IFPSPIE ⁽¹⁾ ADIERCIETXIESSPIECCP1IEPSPIP ⁽¹⁾ ADIPRCIPTXIPSSPIPCCP1IPTimer1 Register, Low ByteTImer1 Register, High ByteT1CKPS0T1OSCENT1SYNC	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFPSPIF ⁽¹⁾ ADIFRCIFTXIFSSPIFCCP1IFTMR2IFPSPIE ⁽¹⁾ ADIERCIETXIESSPIECCP1IETMR2IEPSPIP ⁽¹⁾ ADIPRCIPTXIPSSPIPCCP1IPTMR2IEPSPIP ⁽¹⁾ ADIPRCIPTXIPSSPIPCCP1IPTMR2IPTimer1 Register, Low ByteTIME1TICKPS0T1OSCENT1SYNCTMR1CS	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0GIE/GIEHPEIE/GIELTMROIEINTOIERBIETMROIFINTOIFRBIFPSPIF ⁽¹⁾ ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFPSPIE ⁽¹⁾ ADIERCIETXIESSPIECCP1IETMR2IETMR1IEPSPIP ⁽¹⁾ ADIPRCIPTXIPSSPIPCCP1IPTMR2IPTMR1IPTimer1 Register, Low ByteTTXIPSSPIPCCP1IPTMR2IPTMR1IPTImer1 Register, HighT1CKPS1T1CKPS0T1OSCENT1SYNCTMR1CSTMR1ON

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on PIC18F2X8X devices; always maintain these bits clear.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	49
RCON	IPEN	SBOREN ⁽²⁾	_	RI	TO	PD	POR	BOR	50
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52
TRISB	PORTB Data Direction Register								52
TRISC	PORTC Data Direction Register								52
TMR2	Timer2 Module Register								50
PR2	Timer2 Module Period Register							50	
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
CCPR1L ⁽¹⁾	Capture/Compare/PWM Register 1 (LSB)								51
CCPR1H ⁽¹⁾	Capture/Compare/PWM Register 1 (MSB)							51	
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51
ECCPR1L ⁽¹⁾	Enhanced Capture/Compare/PWM Register 1 (LSB)								51
ECCPR1H ⁽¹⁾	Enhanced (Capture/Comp	pare/PWM R	egister 1 (MS	SB)				51
ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	51

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

Note 1: These registers are unimplemented on PIC18F2X8X devices.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'.





19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 8 inputs for the PIC18F2X8X devices and 11 for the PIC18F4X8X devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0 U-0 U-0 **R/W-0** R/W-0 R/W-0 **R/W-0 R/W-0** R/W-0 CHS3 CHS2 CHS1 CHS0 GO/DONE ADON bit 7 bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-2 CHS3:CHS0: Analog Channel Select bits
 - 0000 = Channel 0 (AN0)
 - 0001 = Channel 1 (AN1)
 - 0010 = Channel 2 (AN2)
 - 0011 = Channel 3 (AN3)
 - 0100 = Channel 4 (AN4) 0101 = Channel 5 (AN5)^(1,2)
 - 0110 =Channel 6 (AN6)^(1,2)
 - $0111 = Channel 7 (AN7)^{(1,2)}$
 - 1000 = Channel 8 (AN8)
 - 1001 = Channel 9 (AN9)
 - 1010 = Channel 10 (AN10)
 - 1011 = Unused
 - 1100 = Unused
 - 1101 = Unused
 - 1110 = Unused
 - 1111 = Unused
 - Note 1: These channels are not implemented on PIC18F2X8X devices.
 - **2:** Performing a conversion on unimplemented channels will return full-scale measurements.
- bit 1 GO/DONE: A/D Conversion Status bit
 - When ADON = 1:
 - 1 = A/D conversion in progress
 - 0 = A/D Idle
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is enabled
 - 0 = A/D converter module is disabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

19.4 Operation in Power Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part, by the clock source and frequency while in a power managed mode.

If the A/D is expected to operate while the device is in a power managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

REGISTER 23-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER (CONTINUED)

bit 2	Mode 0: RXB0DBEN: Receive Buffer 0 Double-Buffer Enable bit							
	 1 = Receive Buffer 0 overflow will write to Receive Buffer 1 0 = No Receive Buffer 0 overflow to Receive Buffer 1 							
	Mode 1, 2: FILHIT2: Filter Hit bit 2 This bit combines with other bits to form filter acceptance bits <4:0>.							
bit 1	Mode 0: JTOFF: Jump Table Offset bit (read-only copy of RXB0DBEN) ⁽²⁾ 1 = Allows jump table offset between 6 and 7							
	0 = Allows jump table offset between 1 and 0							
	Mode 1, 2: FILHIT1: Filter Hit bit 1 This bit combines with other bits to form filter acceptance bits <4:0>.							
bit 0	Mode 0: FILHIT0: Filter Hit bit 0							
	This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0. 1 = Acceptance Filter 1 (RXF1)							
	Mode 1 2							
	FILHITO: Filter Hit bit 0							
	This bit, in combination with FILHIT<4:1>, indicates which acceptance filter enabled the message reception into this receive buffer.							
	01111 = Acceptance Filter 15 (RXF15) 01110 = Acceptance Filter 14 (RXF14)							
	 00000 = Acceptance Filter 0 (RXF0)							
	Note 1: This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and buffer will be considered full. After clearing the RXFUL flag, the PIR3 bit, RXB0IF, can be cleared. If RXB0IF is cleared, but RXFUL is not cleared, then RXB0IF is set again.							

2: This bit allows same filter jump table for both RXB0CON and RXB1CON.

Legend:

•			
C = Clearable bit	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-26: BnSIDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0 < n >) = 0]^{(1)}$

			-	· ·		/ -	
R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x
SID2	SID1	SID0	SRR	EXID	—	EID17	EID16
bit 7							bit 0
SID2:SID0	: Standard Id	dentifier bits	(if $EXID = 0$)			
Extended lo	dentifier bits	EID20:EID	18 (if EXID =	= 1).			
SRR: Subs	titute Remo	te Transmis	sion Reques	st bit (only w	hen EXID =	1)	
1 = Remote	e transmissi	on request o	occurred				
0 = No rem	ote transmis	ssion reques	st occurred				
EXID: Extended Identifier Enable bit							
1 = Receiv	ed message	is an exten	ded identifie	r frame (SIE	010:SID0 are	e EID28:EID	18)
0 = Received message is a standard identifier frame							
Unimplemented: Read as '0'							
EID17:EID	16: Extende	d Identifier k	oits				
Note 1:	These regis	sters are ava	ailable in Mo	de 1 and 2	only.		
	R-x SID2 bit 7 SID2:SID0 Extended ld SRR: Subs 1 = Remote 0 = No rem EXID: Exte 1 = Receive 0 = Receive Unimplement EID17:EID Note 1:	R-xR-xSID2SID1bit 7SID2:SID0: Standard IdExtended Identifier bitsSRR: Substitute Remoin1 = Remote transmission0 = No remote transmissionEXID: Extended Identifier1 = Received message0 = Received message0 = Received messageUnimplemented: ReadEID17:EID16: ExtendedNote 1: These regis	R-xR-xSID2SID1SID0bit 7SID2:SID0: Standard Identifier bitsExtended Identifier bits EID20:EIDSRR: Substitute Remote Transmissi1 = Remote transmission request of0 = No remote transmission request1 = Received message is an exten0 = Received message is a standaUnimplemented: Read as '0'EID17:EID16: Extended Identifier toNote 1:	R-x R-x R-x SID2 SID1 SID0 SRR bit 7 SID2:SID0: Standard Identifier bits (if EXID = 0 Extended Identifier bits EID20:EID18 (if EXID = SRR: Substitute Remote Transmission Request 1 = Remote transmission request occurred 0 = No remote transmission request occurred 1 = Received message is an extended identifier 1 = Received message is a standard identifier 0 = Received message is a standard identifie	R-x R-x R-x R-x SID2 SID1 SID0 SRR EXID bit 7 SID2:SID0: Standard Identifier bits (if EXID = 0) Extended Identifier bits EID20:EID18 (if EXID = 1). SRR: Substitute Remote Transmission Request bit (only w 1 = Remote transmission request occurred 0 = No remote transmission request occurred EXID: Extended Identifier Enable bit 1 = Received message is an extended identifier frame (SIE 0 = Received message is a standard identifier frame Unimplemented: Read as '0' EID17:EID16: Extended Identifier bits Note 1: These registers are available in Mode 1 and 2 of	R-x R-x R-x R-x U-0 SID2 SID1 SID0 SRR EXID — bit 7 SID2:SID0: Standard Identifier bits (if EXID = 0) Extended Identifier bits EID20:EID18 (if EXID = 1). SRR: Substitute Remote Transmission Request bit (only when EXID = 1 = Remote transmission request occurred 0 = No remote transmission request occurred EXID: Extended Identifier Enable bit 1 = Received message is an extended identifier frame (SID10:SID0 are 0 = Received message is a standard identifier frame Unimplemented: Read as '0' EID17:EID16: Extended Identifier bits Note 1: These registers are available in Mode 1 and 2 only.	R-x R-x R-x R-x U-0 R-x SID2 SID1 SID0 SRR EXID — EID17 bit 7 SID2:SID0: Standard Identifier bits (if EXID = 0) Extended Identifier bits EID20:EID18 (if EXID = 1). SRR: Substitute Remote Transmission Request bit (only when EXID = 1) 1 = Remote transmission request occurred 0 = No remote transmission request occurred EXID: Extended Identifier Enable bit 1 = Received message is an extended identifier frame (SID10:SID0 are EID28:EID 0 = Received message is a standard identifier frame Unimplemented: Read as '0' EID17:EID16: Extended Identifier bits Note 1: These registers are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-27: BnSIDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 1]^{(1)}$

	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x				
	SID2	SID1	SID0		EXIDE		EID17	EID16				
	bit 7							bit 0				
oit 7-5	SID2:SID0: Standard Identifier bits (if EXIDE = 0) Extended Identifier bits EID20:EID18 (if EXIDE = 1).											
bit 4	Unimplemented: Read as '0'											
bit 3	EXIDE: Ext	ended Iden	tifier Enable	bit								
	1 = Receive 0 = Receive	ed message ed message	is an exten is a standa	ded identifie rd identifier f	r frame (SID irame	10:SID0 are	e EID28:EID	18)				
bit 2	Unimplem	ented: Read	d as '0'									
bit 1-0	EID17:EID	16: Extende	d Identifier k	oits								
	Note 1: These registers are available in Mode 1 and 2 only.											
	Legend:											

Legend:						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

© 2007 Microchip Technology Inc.

REGISTER 23-59: TXBIE: TRANSMIT BUFFERS INTERRUPT ENABLE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	—	—	TXB2IE ⁽²⁾	TXB1IE ⁽²⁾	TXB0IE ⁽²⁾	—	—
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-2 **TXB2IE:TXB0IE:** Transmit Buffer 2-0 Interrupt Enable bit⁽²⁾

1 = Transmit buffer interrupt is enabled

0 = Transmit buffer interrupt is disabled

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is available in Mode 1 and 2 only.

2: TXBnIE in PIE3 register must be set to get an interrupt.

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

REGISTER 23-60: BIE0: BUFFER INTERRUPT ENABLE REGISTER 0⁽¹⁾

	R/W-0	R/W-0							
	B5IE ⁽²⁾	B4IE ⁽²⁾	B3IE ⁽²⁾	B2IE ⁽²⁾	B1IE ⁽²⁾	B0IE ⁽²⁾	RXB1IE ⁽²⁾	RXB0IE ⁽²⁾	
bit 7 bit 0									

bit 7-2 B5IE:B0IE: Programmable Transmit/Receive Buffer 5-0 Interrupt Enable bit⁽²⁾

- 1 = Interrupt is enabled
- 0 = Interrupt is disabled
- bit 1-0 RXB1IE:RXB0IE: Dedicated Receive Buffer 1-0 Interrupt Enable bit⁽²⁾
 - 1 = Interrupt is enabled
 - 0 = Interrupt is disabled

Note 1: This register is available in Mode 1 and 2 only.

2: Either TXBnIE or RXBnIE in PIE3 register must be set to get an interrupt.

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown			

After Instruction W =

, .	Test f, Skip if 0					
TSTFSZ f{	[,a}					
0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
skip if f = 0						
None						
0110	011a fff	f fff				
If 'f' = 0, the during the c is discarded making this	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction.					
If 'a' is '0', th If 'a' is '1', th GPR bank (ne Access Bar ne BSR is used (default).	to selected. to select the				
If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details						
1						
1(2)						
Note: 3 cy by a	Note: 3 cycles if skip and followed by a 2-word instruction.					
02	02	01				
Bead	Process	No				
register 'f'	Data	operation				
Q2	Q3	Q4				
No	No	No				
operation	operation	operation				
02 02-word Ins	03	04				
No	No	No				
operation	operation	operation				
No	No	No				
operation	operation	operation				
HERE 7 NZERO : ZERO :	FSTFSZ CNT : :	7, 1				
tion						
$PC = Address (HERE)$ After Instruction If CNT = 00h, PC = Address (ZERO) If CNT \neq 00h,						
	TSTFSZ f { $0 \le f \le 255$ $a \in [0,1]$ skip if f = 0 None 0110 If 'f' = 0, the during the c is discarded making this If 'a' is '0', ti If 'a' is '0', ti If 'a' is '0', ti If 'a' is '0' al set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs 1 1(2) Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation	TSTFSZ f {,a} $0 \le f \le 255$ $a \in [0,1]$ skip if f = 0 None 0110 011a fff If 'f' = 0, the next instruction during the current instruction during the current instruction is discarded and a NOP is making this a two-cycle in If 'a' is '0', the Access Bar If 'a' is '0', the Access Bar If 'a' is '0', the Access Bar If 'a' is '0' and the extended set is enabled, this instruct in Indexed Literal Offset A mode whenever f ≤ 95 (5f Section 25.2.3 "Byte-Ori Bit-Oriented Instruction Literal Offset Mode" for 1 1(2) Note: 3 cycles if skip an by a 2-word instruct Q2 Q3 Read Process register 'f' Data Q2 Q3 No No operation operation d by 2-word instruction: Q2 Q3 No No operation operation Mo No operation operation HERE TSTFSZ CNT NZERO : ZERO :				

XOF	RLW	Exclusi	Exclusive OR Literal with W					
Synta	ax:	XORLW	XORLW k					
Oper	ands:	$0 \le k \le 25$	55					
Oper	ation:	(W) .XOF	R. $k \rightarrow W$					
Statu	is Affected:	N, Z						
Enco	oding:	0000	1010	kkkk	kkkk			
Desc	cription:	The conte the 8-bit I in W.	ents of W iteral 'k'. T	are XOR he result	ed with is placed			
Word	ds:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Proce Data	ss W ı	rite to W			
<u>Exan</u>	nple:	XORLW	0AFh					
	Before Instruc W	tion = B5h						

1Ah

=

© 2007 Microchip Technology Inc.

26.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

26.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

26.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2585/2680/4585/4680 (Industrial) PIC18LF2585/2680/4585/4680 (Industrial) (Continued)

PIC18LF (Indus	2585/2680/4585/4680 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC18F2585/2680/4585/4680 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ^(2,3)									
	PIC18LFX585/X680	22.00	44.00	μA	-40°C					
		20.00	44.00	μA	+25°C	VDD = 2.0V				
		19.00	44.00	μA	+85°C					
	PIC18LFX585/X680	56.00	71.00	μA	-40°C	Vdd = 3.0V	Fosc = 32 kHz ⁽⁴⁾			
		45.00	71.00	μA	+25°C		(SEC_RUN mode,			
		41.00	71.00	μA	+85°C		Timer1 as clock)			
	All devices	138.00	162.00	μA	-40°C					
		106.00	162.00	μA	+25°C	VDD = 5.0V				
		95.00	162.00	μA	+85°C					
	PIC18LFX585/X680	6.20	24.00	μA	-40°C	_				
		6.60	24.00	μA	+25°C	VDD = 2.0V				
		7.70	24.00	μA	+85°C					
	PIC18LFX585/X680	9.30	33.00	μA	-40°C		Fosc = 32 kHz ⁽⁴⁾			
		9.40	33.00	μA	+25°C	VDD = 3.0V	(SEC_IDLE mode,			
		11.00	33.00	μA	+85°C		limer1 as clock)			
	All devices	17.00	50.00	μA	-40°C	-				
		17.00	50.00	μA	+25°C	VDD = 5.0V				
		20.00	50.00	μA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.



TABLE 27-9:	CLKO AND I/O TIMING REQUIREMENTS
-------------	---

Param No.	Symbol	Characteris	Min	Тур	Max	Units	Conditions	
10	TosH2ckL	OSC1 ↑ to CLKO \downarrow		_	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(Note 1)
12	ТскR	CLKO Rise Time		—	35	100	ns	(Note 1)
13	ТскF	CLKO Fall Time		—	35	100	ns	(Note 1)
14	TCKL2IOV	CLKO \downarrow to Port Out Valid		—	_	0.5 TCY + 20	ns	(Note 1)
15	ТюV2скН	Port In Valid before CLKC) ↑	0.25 Tcy + 25		—	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKO ↑		0	_	—	ns	(Note 1)
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Por	—	50	150	ns		
18	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC18FXXXX	100		—	ns	
18A		Input Invalid (I/O in hold time)	PIC18LFXXXX	200	_	—	ns	VDD = 2.0V
19	TioV2osH	Port Input Valid to OSC1 ↑ setup time)	(I/O in	0	_	_	ns	
20	TIOR	Port Output Rise Time	PIC18FXXXX	—	10	25	ns	
20A			PIC18LFXXXX	—		60	ns	VDD = 2.0V
21	TIOF	Port Output Fall Time	PIC18FXXXX	—	10	25	ns	
21A			PIC18LFXXXX	—		60	ns	VDD = 2.0V
22†	TINP	INT pin High or Low Time	Тсү	_	—	ns		
23†	Trbp	RB7:RB4 Change INT Hig	gh or Low Time	Тсү		—	ns	
24†	TRCP	RC7:RC4 Change INT Hig	gh or Low Time	20			ns	

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

NOTES: