



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2680t-i-so

Table of Contents

DS39625C-page 4

1.0	Device Overview	7
2.0	Oscillator Configurations	23
3.0	Power Managed Modes	33
4.0	Reset	41
5.0	Memory Organization	61
6.0	Flash Program Memory	95
7.0	Data EEPROM Memory	105
8.0	8 x 8 Hardware Multiplier	111
9.0	Interrupts	113
10.0	VO Ports	129
11.0	Timer0 Module	147
12.0	Timer1 Module	151
13.0	Timer2 Module	157
14.0	Timer3 Module	159
15.0	Capture/Compare/PWM (CCP1) Modules	163
16.0	Enhanced Capture/Compare/PWM (ECCP1) Module	173
	Master Synchronous Serial Port (MSSP) Module	
	Enhanced Universal Synchronous Receiver Transmitter (EUSART)	
19.0	10-Bit Analog-to-Digital Converter (A/D) Module	247
20.0	Comparator Module	257
	Comparator Voltage Reference Module	
22.0	High/Low-Voltage Detect (HLVD)	267
23.0	ECAN™ Technology	273
24.0	Special Features of the CPU	343
25.0	Instruction Set Summary	361
26.0	Development Support	411
27.0	Electrical Characteristics	415
	DC and AC Characteristics Graphs and Tables	
29.0	Packaging Information	453
Appe	ndix A: Revision History	461
Appe	ndix B: Device Differences	461
Appe	ndix C: Conversion Considerations	462
Appe	ndix D: Migration From Baseline to Enhanced Devices	462
Appe	ndix E: Migration from Mid-Range to Enhanced Devices	463
Appe	ndix F: Migration from High-End to Enhanced Devices	463
Index		465
The N	Microchip Web Site	477
	omer Change Notification Service	
	omer Support	
	er Response	478
DIC1	RE2585/2680/4585/4680 Product Identification System	170




FIGURE 1-2: PIC18F4585/4680 (40/44-PIN) BLOCK DIAGRAM

3.3 Sleep Mode

The Power Managed Sleep mode in the PIC18F2585/2680/4585/4680 devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see Section 24.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TcsD (parameter 38, Table 27-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.

FIGURE 3-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE





FIGURE 3-6: TRANSITION TIMING FOR WAKE FROM SLEEP (HSPLL)



3.4.1 PRI IDLE MODE

This mode is unique among the three Low-Power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TcsD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 3-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE




FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE




TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Арр	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	WDT Re	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		via WDT errupt
B4EIDH ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B4SIDL ⁽⁶⁾	2585	2680	4585	4680	xxxx x-xx	uuuu u	ı-uu	uuuu	u-uu
B4SIDH ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B4CON ⁽⁶⁾	2585	2680	4585	4680	0000 0000	0000 0	000	uuuu	uuuu
B3D7 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3D6 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3D5 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3D4 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3D3 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3D2 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3D1 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3D0 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3DLC ⁽⁶⁾	2585	2680	4585	4680	-xxx xxxx	-uuu u	ıuuu	-uuu	uuuu
B3EIDL ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3EIDH ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3SIDL ⁽⁶⁾	2585	2680	4585	4680	xxxx x-xx	uuuu u	ı-uu	uuuu	u-uu
B3SIDH ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B3CON ⁽⁶⁾	2585	2680	4585	4680	0000 0000	0000 0	000	uuuu	uuuu
B2D7 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2D6 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2D5 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2D4 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2D3 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2D2 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2D1 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2D0 ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2DLC ⁽⁶⁾	2585	2680	4585	4680	-xxx xxxx	-uuu u	ıuuu	-uuu	uuuu
B2EIDL ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2EIDH ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu
B2SIDL ⁽⁶⁾	2585	2680	4585	4680	xxxx x-xx	uuuu u	ı-uu	uuuu	u-uu
B2SIDH ⁽⁶⁾	2585	2680	4585	4680	xxxx xxxx	uuuu u	ıuuu	uuuu	uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - **4:** See Table 4-3 for Reset value for specific condition.
 - 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
 - 6: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

bit 7 **PSPIE:** Parallel Slave Port Read/Write Interrupt Enable bit⁽¹⁾

1 = Enables the PSP read/write interrupt

0 = Disables the PSP read/write interrupt

Note 1: This bit is reserved on PIC18F2X8X devices; always maintain this bit clear.

bit 6 ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D interrupt

0 = Disables the A/D interrupt

bit 5 RCIE: EUSART Receive Interrupt Enable bit

1 = Enables the EUSART receive interrupt

0 = Disables the EUSART receive interrupt

bit 4 TXIE: EUSART Transmit Interrupt Enable bit

1 = Enables the EUSART transmit interrupt

0 = Disables the EUSART transmit interrupt

bit 3 SSPIE: Master Synchronous Serial Port Interrupt Enable bit

1 = Enables the MSSP interrupt

0 = Disables the MSSP interrupt

bit 2 CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

13.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 2-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7	•	•			•	•	bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
RCON	IPEN	SBOREN ⁽²⁾		RI	TO	PD	POR	BOR	50	
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52	
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52	
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52	
TRISB	PORTB Dat	PORTB Data Direction Register								
TRISC	PORTC Da	PORTC Data Direction Register								
TMR2	Timer2 Mod	lule Register							50	
PR2	Timer2 Mod	lule Period Re	egister						50	
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50	
CCPR1L ⁽¹⁾	Capture/Co	mpare/PWM	Register 1 (L	.SB)					51	
CCPR1H ⁽¹⁾	Capture/Co	mpare/PWM	Register 1 (N	/ISB)					51	
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	51	
ECCPR1L ⁽¹⁾	Enhanced (nhanced Capture/Compare/PWM Register 1 (LSB)								
ECCPR1H ⁽¹⁾	Enhanced (Capture/Comp	are/PWM R	egister 1 (MS	SB)				51	
ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

© 2007 Microchip Technology Inc. Preliminary DS39625C-page 171

Note 1: These registers are unimplemented on PIC18F2X8X devices.

^{2:} The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'.

TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49	
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	50	
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	52	
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	52	
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	52	
IPR2	OSCFIP	CMIP ⁽³⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽³⁾	51	
PIR2	OSCFIF							51		
PIE2	OSCFIE	OSCFIE CMIE ⁽³⁾ — EEIE BCLIE HLVDIE TMR3IE ECCP1IE ⁽³⁾								
TRISB	PORTB Dat	DRTB Data Direction Register								
TRISC	PORTC Dat	ORTC Data Direction Register								
TRISD ⁽¹⁾	PORTD Dat	PORTD Data Direction Register								
TMR1L	Holding Reg	gister for the L	east Signific	ant Byte of t	he 16-bit TM	IR1 Registe	r		50	
TMR1H	Holding Reg	gister for the N	Most Signific	ant Byte of th	ne 16-bit TM	R1 Register	•		50	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	50	
TMR2	Timer2 Mod	ule Register							50	
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50	
PR2	Timer2 Perio	od Register							50	
TMR3L	Holding Reg	gister for the L	east Signific	ant Byte of t	he 16-bit TM	IR3 Registe	r		51	
TMR3H	Holding Reg	gister for the N	Most Signific	ant Byte of th	ne 16-bit TM	R3 Register	•		51	
T3CON	RD16	T3ECCP1 ⁽¹⁾	T3CKPS1	T3CKPS0	T3CCP1 ⁽¹⁾	T3SYNC	TMR3CS	TMR3ON	51	
ECCPR1L ⁽²⁾	Enhanced C	apture/Comp	are/PWM R	egister 1 (LS	B)				51	
ECCPR1H ⁽²⁾	Enhanced C	Capture/Comp	are/PWM R	egister 1 (MS	SB)				51	
ECCP1CON ⁽²⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	51	
ECCP1AS ⁽²⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽²⁾	PSSBD0 ⁽²⁾	51	
ECCP1DEL ⁽²⁾	PRSEN	PDC6 ⁽²⁾	PDC5 ⁽²⁾	PDC4 ⁽²⁾	PDC3 ⁽²⁾	PDC2 ⁽²⁾	PDC1 ⁽²⁾	PDC0 ⁽²⁾	51	

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP1 operation.

Note 1: These bits are available on PIC18F4X8X devices only.

3: These bits are available on PIC18F4X8X and reserved on PIC18F2X8X devices.

^{2:} These bits or registers are unimplemented in PIC18F2X8X devices; always maintain these bit clear.

17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

bit 7 SMP: Sample bit

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

bit 6 CKE: SPI Clock Select bit

1 = Transmit occurs on transition from active to Idle clock state

0 = Transmit occurs on transition from Idle to active clock state

Polarity of clock state is set by the CKP bit (SSPCON1<4>).

bit 5 D/A: Data/Address bit

Used in I²C mode only.

bit 4 **P:** Stop bit

Used in I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.

bit 3 S: Start bit

Used in I²C mode only.

bit 2 R/W: Read/Write bit Information

Used in I²C mode only.

bit 1 UA: Update Address bit

Used in I²C mode only.

bit 0 **BF:** Buffer Full Status bit (Receive mode only)

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown




FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 27.0** "Electrical Characteristics".

21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA0 pin by clearing bit CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit CVRR (CVRCON<5>). The CVR value select bits are also cleared.

21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RAO pin if the TRISA<0> bit and the CVROE bit are both set. Enabling the voltage reference output onto the RAO pin, with an input signal present, will increase current consumption. Connecting RAO as a digital output with CVRSS enabled will also increase current consumption.

The RA0 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON ⁽²⁾	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	51
CMCON ⁽²⁾	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	51
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA D	ORTA Data Direction Register					

Legend: Shaded cells are not used with the comparator voltage reference.

Note 1: PORTA pins are enabled based on oscillator configuration.

2: These registers are unimplemented on PIC18F2X8X devices.

© 2007 Microchip Technology Inc. Preliminary DS39625C-page 265

23.15.1 INTERRUPT CODE BITS

To simplify the interrupt handling process in user firmware, the ECAN module encodes a special set of bits. In Mode 0, these bits are ICODE<3:1> in the CANSTAT register. In Mode 1 and 2, these bits are EICODE<4:0> in the CANSTAT register. Interrupts are internally prioritized such that the higher priority interrupts are assigned lower values. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICODE bits (see Table 23-5). Note that only those interrupt sources that have their associated interrupt enable bit set will be reflected in the ICODE bits.

In Mode 2, when a receive message interrupt occurs, the EICODE bits will always consist of '10000'. User firmware may use FIFO pointer bits to actually access the next available buffer.

23.15.2 TRANSMIT INTERRUPT

When the transmit interrupt is enabled, an interrupt will be generated when the associated transmit buffer becomes empty and is ready to be loaded with a new message. In Mode 0, there are separate interrupt enable/disable and flag bits for each of the three dedicated transmit buffers. The TXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU, resetting the TXBnIF bit to a '0'. In Mode 1 and 2, all transmit buffers share one interrupt enable/ disable bit and one flag bit. In Mode 1 and 2, TXBnIE in PIE3 and TXBnIF in PIR3 indicate when a transmit buffer has completed transmission of its message. TXBnIF, TXBnIE and TXBnIP in PIR3, PIE3 and IPR3, respectively, are not used in Mode 1 and 2. Individual transmit buffer interrupts can be enabled or disabled by setting or clearing TXBIE and BIE0 register bits. When a shared interrupt occurs, user firmware must poll the TXREQ bit of all transmit buffers to detect the source of interrupt.

23.15.3 RECEIVE INTERRUPT

When the receive interrupt is enabled, an interrupt will be generated when a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the End-Of-Frame (EOF) field.

In Mode 0, the RXBnIF bit is set to indicate the source of the interrupt. The interrupt is cleared by the MCU, resetting the RXBnIF bit to a '0'.

In Mode 1 and 2, all receive buffers share RXBIE, RXBIF and RXBIP in PIE3, PIR3 and IPR3, respectively. Bits RXBnIE, RXBnIF and RXBnIP are not used. Individual receive buffer interrupts can be controlled by the TXBIE and BIE0 registers. In Mode 1, when a shared receive interrupt occurs, user firmware must poll the RXFUL bit of each receive buffer to detect the source of interrupt. In Mode 2, a receive interrupt indicates that the new message is loaded into FIFO. FIFO can be read by using FIFO Pointer bits, FP.

TABLE 23-5: VALUES FOR ICODE<3:1>

ICODE <2:0>	Interrupt	Boolean Expression
000	None	ERR•WAK•TX0•TX1•TX2•RX0•RX1
001	Error	ERR
010	TXB2	ERR•TX0•TX1•TX2
011	TXB1	ERR•TX0•TX1
100	TXB0	ERR•TX0
101	RXB1	ERR•TX0•TX1•TX2•RX0•RX1
110	RXB0	ERR•TX0•TX1•TX2•RX0
111	Wake on Interrupt	ERR•TX0•TX1•TX2•RX0•RX1•WAK

Legend:

ERR = ERRIF * ERRIE RX0 = RXB0IF * RXB0IE TX0 = TXB0IF * TXB0IE RX1 = RXB1IF * RXB1IE TX1 = TXB1IF * TXB1IE WAK = WAKIF * WAKIE TX2 = TXB2IF * TXB2IE

23.15.4 MESSAGE ERROR INTERRUPT

When an error occurs during transmission or reception of a message, the message error flag, IRXIF, will be set and if the IRXIE bit is set, an interrupt will be generated. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen Only mode.

24.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other $PIC^{\tiny{\textcircled{\tiny 0}}}$ devices.

The user program memory is divided into five blocks. One of these is a boot block of 2 Kbytes. The remainder of the memory is divided into four blocks on binary boundaries.

Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 24-5 shows the program memory organization for 48 and 64-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 24-3.

FIGURE 24-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2585/2680/4585/4680

Block Code Protection		ZE/DEVICE	MEMORY SI
Controlled By:	Address Range	64 Kbytes (PIC18F2680/4680)	48 Kbytes (PIC18F2585/4585)
CPB, WRTB, EBTRB	000000h 0007FFh	Boot Block	Boot Block
CP0, WRT0, EBTR0	000800h 003FFFh	Block 0	Block 0
CP1, WRT1, EBTR1	004000h 007FFFh	Block 1	Block 1
CP2, WRT2, EBTR2	008000h 00B7FFh	Block 2	Block 2
CP3, WRT3, EBTR3	00C000h 00FFFFh	Block 3	Unimplemented Read '0's
(Unimplemented Memory Space	010000h	Unimplemented Read '0's	Unimplemented Read '0's
	1FFFFFh		

TABLE 24-3: SUMMARY OF CODE PROTECTION REGISTERS

IADEL ET	ADEL 24 0. COMMINANT OF CODE FINOTECTION TECHNOLOGY											
File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
300008h	CONFIG5L	_	_	_	_	CP3*	CP2	CP1	CP0			
300009h	CONFIG5H	CPD	СРВ	_	_	_	_	_	_			
30000Ah	CONFIG6L	_	_	_	_	WRT3*	WRT2	WRT1	WRT0			
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_			
30000Ch	CONFIG7L	_	_	_	_	EBTR3*	EBTR2	EBTR1	EBTR0			
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_		_			

Legend: Shaded cells are unimplemented.

© 2007 Microchip Technology Inc. Preliminary DS39625C-page 357

^{*} Unimplemented in PIC18FX585 devices; maintain this bit set.

26.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit™ 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13	Δ CLK	CLKO Stability (Jitter)	-2	_	+2	%	

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY
PIC18F2585/2680/4585/4680 (INDUSTRIAL)
PIC18LF2585/2680/4585/4680 (INDUSTRIAL)

PIC18LF2585/2680/4585/4680 (Industrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial							
PIC18F2585/2680/4585/4680 (Industrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial							
Param No.	Device	Min	Тур	Max	Units	Conditions			
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾								
	PIC18LFX585/X680	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V		
		-5	_	5	%	-10°C to +85°C	VDD = 2.7-3.3V		
		-10	+/-1	10	%	-40°C to +85°C	VDD = 2.7-3.3V		
	PIC18FX585/X680	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V		
		-5		5	%	-10°C to +85°C	VDD = 4.5-5.5V		
		-10	+/-1	10	%	-40°C to +85°C	VDD = 4.5-5.5V		
	INTRC Accuracy @ Freq = 31 kHz ⁽²⁾								
	PIC18LFX585/X680	26.562	-	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V		
	PIC18FX585/X680	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V		

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

C		Comparator	25
C Compilers		Analog Input Connection Considerations	26
MPLAB C18	/112	Associated Registers	26
MPLAB C30		Configuration	25
CALL		Effects of a Reset	
CALLW		Interrupts	26
Capture (CCP1 Module)		Operation	25
Associated Registers		Operation During Sleep	
CCP1 Pin Configuration		Outputs	25
Software Interrupt		Reference	25
Timer1/Timer3 Mode Selection		External Signal	25
		Internal Signal	259
Capture (ECCP1 Module)		Response Time	
ECCPR1H:ECCPR1L Registers		Comparator Specifications	
Capture/Compare/PWM (CCP1)	163	Comparator Voltage Reference	
Capture Mode. See Capture.	404	Accuracy and Error	
CCP1 Mode and Timer Resources		Associated Registers	
CCPR1H or ECCPR1H Register		Configuring	
CCPR1L or ECCPR1L Register	164	Connection Considerations	
Compare Mode. See Compare.		Effects of a Reset	
Interaction Between CCP1 and ECCP1	404	Operation During Sleep	
for Timer Resources		Compare (CCP Module)	
Module Configuration	164	Special Event Trigger	16
PWM Mode. See PWM.		Compare (CCP1 Module)	
Clock Sources		Associated Registers	
Selecting the 31 kHz Source		CCP1 Pin Configuration	
Selection Using OSCCON Register		CCPR1 Register	
CLRF	377	Software Interrupt	
CLRWDT	377	Special Event Trigger	
Code Examples		Timer1/Timer3 Mode Selection	
16 x 16 Signed Multiply Routine	112	Compare (ECCP Module)	
16 x 16 Unsigned Multiply Routine	112	Compare (ECCP1 Module)	17
8 x 8 Signed Multiply Routine	111	. ,	174 05
8 x 8 Unsigned Multiply Routine	111	Special Event Trigger	
Changing Between Capture Prescalers	165	Configuration Bits	
Changing to Configuration Mode	278	Configuration Mode	
Computed GOTO Using an Offset Value	64	Configuration Register Protection	
Data EEPROM Read	107	Context Saving During Interrupts	
Data EEPROM Refresh Routine		Conversion Considerations	
Data EEPROM Write		CPFSEQ	
Erasing a Flash Program Memory Row	100	CPFSGT	_
Fast Register Stack	64	CPFSLT	
How to Clear RAM (Bank 1) Using		Crystal Oscillator/Ceramic Resonator	
Indirect Addressing	88	Customer Change Notification Service	
Implementing a Real-Time Clock Using		Customer Notification Service	
a Timer1 Interrupt Service	155	Customer Support	470
Initializing PORTA		D	
Initializing PORTB	132	_	0
Initializing PORTC	135	Data Addressing Modes	80
Initializing PORTD	138	Comparing Addressing Modes with the	0
Initializing PORTE	141	Extended Instruction Set Enabled	
Loading the SSPBUF (SSPSR) Register	190	Direct	
Reading a CAN Message		Indexed Literal Offset	
Reading a Flash Program Memory Word		Indirect	
Saving Status, WREG and		Inherent and Literal	88
BSR Registers in RAM	128	Data EEPROM	00
Transmitting a CAN Message Using		Code Protection	
Banked Method	286	Data EEPROM Memory	
Transmitting a CAN Message		Associated Registers	
Using WIN Bits	286	EEADR and EEADRH Registers	
WIN and ICODE Bits Usage in Interrupt Serv		EECON1 and EECON2 Registers	
Routine to Access TX/RX Buffers		Operation During Code-Protect	
Writing to Flash Program Memory		Protection Against Spurious Write	
Code Protection		Reading	
COMF		Using	
		Write Verify	
		Writing	10

Equations		Table Pointer	
A/D		Boundaries Based on Operation	98
Calculating the Minimum Required		Table Pointer Boundaries	98
Acquisition Time	252	Table Reads and Table Writes	9
A/D Acquisition Time	252	Write Sequence	10
A/D Minimum Charging Time	252	Writing To	10
Errata	5	Protection Against Spurious Writes	103
Error Recognition Mode	324	Unexpected Termination	
EUSART		Write Verify	103
Asynchronous Mode	236	FSCM. See Fail-Safe Clock Monitor.	
Associated Registers, Receive		G	
Associated Registers, Transmit	237	_	
Auto-Wake-up on Sync Break		GOTO	382
Break Character Sequence		Н	
Receiver	238		44.
Setting up 9-Bit Mode with		Hardware Multiplier	
Address Detect		Introduction	
Transmitter	236	Operation	
Baud Rate Generator (BRG)		Performance Comparison	
Associated Registers		High/Low-Voltage Detect	
Auto-Baud Rate Detect			
Baud Rate Error, Calculating		Effects of a Reset	
Baud Rates, Asynchronous Modes		Operation	
High Baud Rate Select (BRGH Bit)		During Sleep	
Operation in Power Managed Mode		Start-up Time Typical Application	
Sampling			270
Synchronous Master Mode		HLVD. See High/Low-Voltage Detect.	
Associated Registers, Receive		I	
Associated Registers, Transmit		I/O Ports	129
Reception		I ² C Mode (MSSP)	
Transmission		Acknowledge Sequence Timing	220
Synchronous Slave Mode		Baud Rate Generator	
Associated Registers, Receive		Bus Collision	
Associated Registers, Transmit		During a Repeated Start Condition	224
Reception Transmission		During a Stop Condition	
Extended Instruction Set	243	Clock Arbitration	
ADDFSR	404	Clock Stretching	
ADDULNK		10-Bit Slave Receive Mode (SEN = 1)	
CALLW		10-Bit Slave Transmit Mode	206
MOVSF		7-Bit Slave Receive Mode (SEN = 1)	206
MOVSS		7-Bit Slave Transmit Mode	206
PUSHL		Clock Synchronization and the CKP bit	
SUBFSR		(SEN = 1)	207
SUBULNK		Effect of a Reset	22 ⁻
External Clock Input		General Call Address Support	210
External Glock Input		I ² C Clock Rate w/BRG	213
F		Master Mode	21 ⁻
Fail-Safe Clock Monitor	343, 355	Operation	212
Interrupts in Power Managed Modes	356	Reception	217
POR or Wake-up from Sleep		Repeated Start Condition Timing	216
WDT During Oscillator Failure		Start Condition	21
Fast Register Stack		Transmission	217
Firmware Instructions		Transmit Sequence	212
Flash Program Memory	95	Multi-Master Communication, Bus Collision	
Associated Registers	103	and Arbitration	
Control Registers		Multi-Master Mode	
EECON1 and EECON2		Operation	
TABLAT (Table Latch) Register	98	Read/Write Bit Information (R/W Bit)	
TBLPTR (Table Pointer) Register	98	Registers	
Erase Sequence		Serial Clock (RC3/SCK/SCL)	
Erasing	100	Slave Mode	
Operation During Code-Protect	103	Addressing	
Reading	99	Reception	
		Transmission	20 ⁻

PICI PRESSE SER PRESSE	Pinout I/O Descriptions	Idle Modes	37
PICIBFASSE/468D	•		
Pix Registers		_	
PLL Sew with INTOSC 25 PRI, RUN 39 PLL Frequency Multiplier 25 RC, RUN 39 PSPLL Cocilitator Mode 25 SEC, RUN 39 INTOSC Modes 26 Selecting 33 POR See Power-on Reset 390 Power-on Reset (POR) 390 PORTA See Power-on Reset 390 Power-on Reset (POR) 390 PORTA See Power-on Reset 390 Power-on Reset (POR) 34 PORTA Associated Registers 131 VO Summary 130 Time-out Sequence 44 LATA Register 129 Power-up Timer (PWRT) 31 PORTA Power-up Timer (PWRT) 31 45 PORTB See Power-on Reset 390 Power-up Timer (PWRT) 31 45 PORTB See Power-on Reset 390 Power-up Timer (PWRT) 31 45 PORTB See Power-on Reset 390 Power-up Timer (PWRT) 31 45 PORTB See Power-on Reset 390 Power-up Timer (PWRT) 31 45 PORTB See Power-on Reset 390 Power-up Timer (PWRT) 31 45 PORTB See Power-on Reset 390 Power-up Timer (PWRT) 31 45 PORTB Segister 132 Power-on Reset 390 Prescaler (Tapture 166 Most 30 PORTB Segister 392 Power-up Timer (PWRT) 31 45 PORTB Segister 392 Power-up Timer (PWRT) 31 45 PORTB Segister 392 Power-up Timer (PWRT) 31 45 PORTB Segister 392 Prescaler (Tapture 39 PORTC See Power-on Reset 390 Prescaler (Tapture 39 PORTC See Power-on Reset 390 Prescaler (Tapture 39 PORTD Segister 390 Prescaler (Tapture 39 LATD Register 390 Prescaler (Tapture 39 LATD Register 390 Prescaler 390 Prescaler 390 PORTD Segister 391 Prescaler 390 Prescaler 390 PORTD Segister 391 Prescaler 390 Prescaler 390 Prescaler 390 Prescaler 390 Prescaler 390 PORTD Segister 391 Prescaler 391 Prescal			
Use with INTOSC 25 PRI, RUN 33 HSPLL Frequency Willfulpier 25 RC, RUN 33 HSPLL Coscillator Mode 25 SEC, RUN 33 HSPCS Modes 26 Selecting 33 SEC, RUN 34 SEC, RUN 34 HSPCS Modes 26 Selecting 33 Selecting 33 SEC, RUN 34 Selecting 35 SEC, RUN 34 Selecting 36 Selecting 35 Selecting 36 Selectin	•	_	
PLL Frequency Multiplier			
HSPLL Oscillator Mode			
In INTOSC Modes	· · · · · ·		
PLL Lock Time-out	HSPLL Oscillator Mode25	<u>-</u>	
POP See Power-on Reset.	In INTOSC Modes26	Selecting	33
POR. See Power-on Reset. PORTA Associated Registers 131 I/O Summary 130 LATA Register 129 PORTA Register 129 TRISA Register 129 PORTA Register 129 PORTA Register 129 PORTA Register 129 PORTA Register 130 Associated Registers 131 LATB Register 132 REGISTER 133 PORTA Register 134 PORTA Register 135 PORTO 145 Rate Select (TOPS2: TOPS0 Bits) 146 LATO Register 137 ROSCKSCL Pin 136 ROSUMMARY 137 ROSCKSCL Pin 138 ROSCKSCL Pin 139 LATO Register 130 ROSCKSCL Pin 130 ROSCKSCL Pin 131 ROSCKSCL Pin 132 ROSCKSCL Pin 133 ROSCKSCL Pin 134 ROSCKSCL Pin 135 PORTO 144 RASSociated Registers 136 PORTO Register 137 ROSCKSCL Pin 138 ROSCKSCL Pin 140 LATO Register 139 LATO Register 139 LATO Register 130 ROSCKSCL Pin 130 ROSCKSCL Pin 131 ROSCKSCL Pin 135 PORTO 140 ROSCKSCL Pin 141 ROSCKSCL Pin 141 ROSCKSCL Pin 141 ROSCKSCL Pin 142 ROSCKSCL Pin 143 LATE Register 140 LOS ummary 143 LATE Register 140 LOS ummary 141 ROSCKSCL Pin 144 ROSCKSCL Pin 145 ROSCKSCL Pin 146 ROSCKSCL Pin 147 ROSCKSCL Pin 148 LATE Register 149 LATE Register 140 LOS ummary 141 ROSCKSCL Pin 140 ROSCKSCL Pin 141 ROSCKSCL Pin 142 ROSCKSCL Pin 144 ROSCKSCL Pin 145 ROSCKSCL Pin 146 ROSCKSCL Pin 147 ROSCKSCL Pin 148 ROSCKSCL Pin 149 ROSCKSCL Pin 149 ROSCKSCL Pin 140 ROSCKSCL Pin 140 ROSCKSCL Pin 141 ROSCKSCL Pin 142 ROSCKSCL Pin 144 ROSCKSCL Pin 145 ROSCKSCL Pin 145 ROSCKSCL Pin 146 ROSCKSCL Pin 147 ROSCKSCL Pin 147 ROSCKSCL Pin 148 ROSCKSCL Pin 149 ROSCKSCL Pin 149 ROSCKSCL Pin 140 ROSCKSCL Pin 140 ROSCKSCL Pin 141 ROSCKSCL Pin 141 ROSCKSCL Pin 141 ROSCKSCL Pin 1	PLL Lock Time-out45	Sleep Mode	37
PORTA Associated Registers 131	POP390	Summary (table)	33
Associated Registers	POR. See Power-on Reset.	Power-on Reset (POR)	43
Associated Registers	PORTA	Oscillator Start-up Timer (OST)	45
I/O Summary	Associated Registers131	• • • •	
LATA Register			
PORTA Register	· · · · · · · · · · · · · · · · · · ·	·	
Prescaler			
PORTIB			. 01, 40
Associated Registers			176
VO Summary			
LATB Register			
PORTB Register		•	
RBJF.RB4 Interrupt-on-Change Flag			
(RBIF Bit) 132 Prescaler, Timer2 177 TRISB Register 132 PRI_IDLE Mode 36 PORTC 38 PRI_RUN Mode 38 Associated Registers 137 Program Counter 66 LATC Register 135 PCL_PCH and PCU Registers 66 PORTC Register 135 Program Memory 66 RC3/SCK/SCL Pin 201 and the Extended Instruction Set 91 TRISC Register 135 Program Memory 355 PORTD 135 Code Protection 355 PORTD 136 Instructions 66 Mossociated Registers 140 Two-Word 66 LATD Register 138 Look-up Tables 66 Parallel Slave Port (PSP) Function 138 Map and Stack (diagram) 61 PORTD Register 138 Program Verification and Code Protection 35 PORTE Register 138 Program Verification and Code Protection 35 Associated Registers 141 Pulse-Width Modul	•		
TRISB Register 132 PRI_RUN Mode 34 PORTC PRI_RUN Mode 34 Associated Registers 137 Program Counter 66 LATC Register 135 PCL, PCH and PCU Registers 66 LATC Register 135 PORTO Register 66 RC3/SCK/SCL Pin 201 and the Extended Instruction Set 91 TRISC Register 135 Program Memory 95 PORTD Instructions 66 Associated Registers 140 Two-Word 66 I/O Summary 139 Interrupt Vector 61 LATD Register 138 Look-up Tables 66 PORTD Register 138 Map and Stack (diagram) 66 PORTD Register 138 Reset Vector 61 PORTD Register 138 Program Verification and Code Protection 355 PORTE Register 143 Program Verification and Code Protection 357 Associated Registers 143 Program Verification and Code Protection 357 <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td> <td></td>	· · · · · · · · · · · · · · · · · · ·		
PORTC	(RBIF Bit)132	Prescaler, Timer2	170
Associated Registers 137 Program Counter 662 I/O Summary 136 PCL, PCH and PCU Registers 662 PORTC Register 135 PCLATH and PCLATU Registers 663 PORTC Register 135 Program Memory and the Extended Instruction Set 91 TRISC Register 135 Code Protection 355 PORTD Instructions 664 Associated Registers 140 Two-Word 666 Associated Registers 138 Look-up Tables 664 I/O Summary 139 Interrupt Vector 661 PORTD 138 Parallel Slave Port (PSP) Function 138 Porgram Verification and Code Protection 355 PORTD 138 Program Verification and Code Protection 365 PORTD 388 Program Verification and Code Protection 365 PORTE 141 PORTE Register 318 Program Verification and Code Protection 365 Associated Registers 143 Program Verification and Code Protection 365 I/O Summary 143 PSP. See Parallel Slave Port. LATE Register 141 PUSH and POP Instructions 361 I/O Summary 143 PSP. See Parallel Slave Port. PSP Mode Select (PSPMODE Bit) 138 PUSH and POP Instructions 361 I/O State Poper Instruction 365 PUSH 389 POWN (ECCP1 Module) 360 PUSH 400 Associated Registers 147 PUSH and POP Instructions 361 PUSH 400 Associated Registers 147 PUSH and POP Instructions 362 PUSH 400 Associated Registers 147 PUSH and POP Instructions 363 PUSH 389 POWN (ECCP1 Module) 1664 Associated Registers 177 Assignment (PSA Bit) 149 PWM (CCP1 Module) 1664 Associated Registers 177 Assignment (PSA Bit) 149 PWM (CCP1 Module) 1664 Associated Registers 177 Assignment (PSA Bit) 149 PWM (CCP1 Module) 1664 Associated Registers 177 Assignment (PSA Bit) 149 PWM (CCP1 Module) 1664 Associated Registers 177 Assignment (PSA Bit) 149 PWM (CCP1 Module) 1664 Associated Registers 177 Assignment (PSA Bit) 149 PWM (CCP1 Module) 1664 Associated Registers 177 Assignment (PSA Bit) 149 PWM (CCP1 Module) 1664 Associated Registers 177 Associated Registers 17	TRISB Register132	PRI_IDLE Mode	38
VO Summary	PORTC	PRI_RUN Mode	34
VO Summary	Associated Registers137	Program Counter	62
LATC Register			
PORTC Register			
RC3/SCK/SCL Pin		<u> </u>	
TRISC Register		•	91
PORTD			
Associated Registers 140 Two-Word 66 I/O Summary 139 Interrupt Vector 66 LATD Register 138 Look-up Tables 66 Parallel Slave Port (PSP) Function 138 Map and Stack (diagram) 61 PORTD Register 138 Reset Vector 61 TRISD Register 138 Program Verification and Code Protection 357 Associated Registers 143 Program Werification and Code Protection 357 Associated Registers 143 Program Werification and Code Protection 357 Associated Registers 143 Program Werification and Code Protection 357 Associated Registers 143 Program Werification and Code Protection 357 Associated Registers 141 Pulsed Middle M			
I/O Summary			
LATD Register 138 Look-up Tables 64 Parallel Slave Port (PSP) Function 138 Map and Stack (diagram) 61 PORTD Register 138 Reset Vector 61 TRISD Register 138 Program Verification and Code Protection 357 PORTE Associated Registers 357 Associated Registers 143 Programming, Device Instructions 361 I/O Summary 143 PSP. See Parallel Slave Port. 141 LATE Register 141 Pulse-Width Modulation. See PWM (CCP1 Module) PSP Mode Select (PSPMODE Bit) 138 PUSH 390 TRISE Register 141 PUSH and POP Instructions 66 Postscaler, WDT 40 PUSH 4 40 Assignment (PSA Bit) 149 PWM (CCP1 Module) 165 Rate Select (TOPS2:TOPSO Bits) 149 Associated Registers 177 Switching Between Timer0 and WDT 149 PWM (CCP1 Module) 165 Power Managed Modes 33 ECCPTHIL Registers 166 and A/D Oper	•		
Parallel Slave Port (PSP) Function 138 Map and Stack (diagram) 61 PORTD Register 138 Reset Vector 61 TRISD Register 138 Program Verification and Code Protection 35 PORTE Associated Registers 35 Associated Registers 143 Programming, Device Instructions 361 I/O Summary 143 PSP. See Parallel Slave Port. LATE Register 141 Pulse-Width Modulation. See PWM (CCP1 Module) and PWM (ECCP1 Module) PSP Mode Select (PSPMODE Bit) 138 PUSH 39 TRISE Register 141 PUSH and POP Instructions 60 Postscaler, WDT PUSH and POP Instructions 60 Assignment (PSA Bit) 149 PWM (CCP1 Module) 168 Rate Select (T0PS2:T0PS0 Bits) 149 Associated Registers 177 Power Managed Modes 33 ECCPRIH.:ECCPRIL Registers 168 and A/D Operation 254 Example Frequencies/Resolutions 177 and EUSART Operation 231 Period 168	· · · · · · · · · · · · · · · · · · ·		
PORTD Register			
TRISD Register 138 Program Verification and Code Protection 357 PORTE Associated Registers 357 Associated Registers 357 I/O Summary 143 Programming, Device Instructions 361 LATE Register 141 PSP. See Parallel Slave Port. LATE Register 141 Pulse-Width Modulation. See PWM (CCP1 Module) PORTE Register 141 Pulse-Width Modulation. See PWM (CCP1 Module) PSP Mode Select (PSPMODE Bit) 138 PUSH 390 TRISE Register 141 PUSH and POP Instructions 66 Postscaler, WDT 406 Associated Registers 65 Push PUSH Module 166 Rate Select (T0PS2:T0PS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 166 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 168 and A/D Operation 254 Example Frequencies/Resolutions 177 and Multiple Sleep Commands 34 Setup for PWM Operation <td></td> <td></td> <td></td>			
PORTE			
Associated Registers 143 Programming, Device Instructions 361 I/O Summary 143 PSP. See Parallel Slave Port. LATE Register 141 Pulse-Width Modulation. See PWM (CCP1 Module) PORTE Register 141 Pulse-Width Modulation. See PWM (CCP1 Module) PSP Mode Select (PSPMODE Bit) 138 PUSH 390 TRISE Register 141 PUSH and POP Instructions 60 Postscaler, WDT PUSHL 406 Assignment (PSA Bit) 149 PWM (CCP1 Module) 165 Rate Select (T0PS2:T0PS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 165 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 166 and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 166 and Multiple Sleep Commands 34 Setup for PWM Operation 177 Clock Transitions and Status Indicators 34 Setup for PWM Operation 170 Effects on Clock Sources 31 Associated Registers 186 <td>•</td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td>	•	· · · · · · · · · · · · · · · · · · ·	
I/O Summary			
LATE Register 141 Pulse-Width Modulation. See PWM (CCP1 Module) PORTE Register 141 and PWM (ECCP1 Module). PSP Mode Select (PSPMODE Bit) 138 PUSH 39 TRISE Register 141 PUSH and POP Instructions 63 Postscaler, WDT PUSHL 406 Assignment (PSA Bit) 149 PWM (CCP1 Module) 168 Rate Select (T0PS2:T0PS0 Bits) 149 PWM (CCP1 Module) 168 Switching Between Timer0 and WDT 149 PWM (CCP1 Module) 168 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 168 and A/D Operation 254 Example Frequencies/Resolutions 177 and BUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 177 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 176 Exiting Idle and	· ·		361
PORTE Register 141 and PWM (ECCP1 Module). PSP Mode Select (PSPMODE Bit) 138 PUSH 39 TRISE Register 141 PUSH and POP Instructions 65 Postscaler, WDT PUSHL 406 Assignment (PSA Bit) 149 PWM (CCP1 Module) 165 Rate Select (T0PS2:T0PS0 Bits) 149 Associated Registers 177 Switching Between Timer0 and WDT 149 Duty Cycle 165 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 165 and A/D Operation 254 Example Frequencies/Resolutions 177 and BUSART Operation 231 Period 165 and Multiple Sleep Commands 34 Setup for PWM Operation 176 Clock Sources 33 TMR2 to PR2 Match 166 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 176 Exiting Idle and Sleep Modes		PSP. See Parallel Slave Port.	
PSP Mode Select (PSPMODE Bit) 138 PUSH 390 TRISE Register 141 PUSH and POP Instructions 63 Postscaler, WDT PUSHL 406 Assignment (PSA Bit) 149 PWM (CCP1 Module) 166 Rate Select (T0PS2:T0PS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 169 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 168 and A/D Operation 254 Example Frequencies/Resolutions 177 and EUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt	LATE Register141		
TRISE Register 141 PUSH and POP Instructions 63 Postscaler, WDT PUSHL 406 Assignment (PSA Bit) 149 PWM (CCP1 Module) 168 Rate Select (T0PS2:T0PS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 168 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 169 and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39<	PORTE Register141	and PWM (ECCP1 Module).	
Postscaler, WDT PUSHL 406 Assignment (PSA Bit) 149 PWM (CCP1 Module) 169 Rate Select (T0PS2:T0PS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 169 Power Managed Modes 33 ECCPR1L Registers 169 and A/D Operation 254 Example Frequencies/Resolutions 177 and EUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR	PSP Mode Select (PSPMODE Bit)138	PUSH	390
Assignment (PSA Bit) 149 PWM (CCP1 Module) 169 Rate Select (TOPS2:TOPS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 169 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 169 and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 186 <td>TRISE Register141</td> <td>PUSH and POP Instructions</td> <td> 63</td>	TRISE Register141	PUSH and POP Instructions	63
Assignment (PSA Bit) 149 PWM (CCP1 Module) 169 Rate Select (TOPS2:TOPS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 169 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 169 and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 186 <td>Postscaler, WDT</td> <td>PUSHL</td> <td> 406</td>	Postscaler, WDT	PUSHL	406
Rate Select (TOPS2:TOPS0 Bits) 149 Associated Registers 171 Switching Between Timer0 and WDT 149 Duty Cycle 168 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 168 and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 168 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 168 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 186	Assignment (PSA Bit)149		
Switching Between Timer0 and WDT 149 Duty Cycle 169 Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 169 and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 180	• , , ,	,	
Power Managed Modes 33 ECCPR1H:ECCPR1L Registers 168 and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 168 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 168 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 186			
and A/D Operation 254 Example Frequencies/Resolutions 170 and EUSART Operation 231 Period 168 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 168 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 186			
and EUSART Operation 231 Period 169 and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 186			
and Multiple Sleep Commands 34 Setup for PWM Operation 170 Clock Sources 33 TMR2 to PR2 Match 165 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 185	•		
Clock Sources 33 TMR2 to PR2 Match 169 Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 186	·		
Clock Transitions and Status Indicators 34 PWM (ECCP1 Module) 175 Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 185		·	
Effects on Clock Sources 31 Associated Registers 186 Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 185			
Entering 33 Auto-Shutdown 170 Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 185		,	
Exiting Idle and Sleep Modes 39 Direction Change in Full-Bridge by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 185			
by Interrupt 39 Output Mode 180 by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 185			170
by Reset 39 Duty Cycle 176 by WDT Time-out 39 ECCPR1H:ECCPR1L Registers 175 Without an Oscillator Start-up Delay 40 Effects of a Reset 185	Exiting Idle and Sleep Modes39		
by WDT Time-out	by Interrupt39	Output Mode	180
Without an Oscillator Start-up Delay40 Effects of a Reset		Duty Cycle	176
Without an Oscillator Start-up Delay40 Effects of a Reset	by WDT Time-out39	ECCPR1H:ECCPR1L Registers	175
		Enhanced PWM Auto-Shutdown	182

Timer0	147	Clock Synchronization	207
Associated Registers		Clock/Instruction Cycle	
Clock Source Edge Select (T0SE Bit)	148	EUSART Synchronous Receive	
Clock Source Select (TOCS Bit)		(Master/Slave)	448
Operation		EUSART Synchronous Transmission	
Overflow Interrupt		(Master/Slave)	448
Prescaler. See Prescaler, Timer0.		Example SPI Master Mode (CKE = 0)	
Reads and Writes in 16-Bit Mode	148	Example SPI Master Mode (CKE = 1)	
Timer1		Example SPI Slave Mode (CKE = 0)	
16-Bit Read/Write Mode		Example SPI Slave Mode (CKE = 1)	
Associated Registers		External Clock (All Modes Except PLL)	
Interrupt		Fail-Safe Clock Monitor	
Operation		First Start Bit Timing	
Oscillator		Full-Bridge PWM Output	
Layout Considerations		Half-Bridge PWM Output	
Resetting, Using a Special Event Trigger		High/Low-Voltage Detect	
Output (CCP)	154	I ² C Bus Data	
Special Event Trigger (ECCP1)		I ² C Bus Start/Stop Bits	
Use as a Real-Time Clock		I ² C Master Mode (7 or 10-Bit Transmission)	
Timer2		I ² C Master Mode (7-Bit Reception)	
Associated Registers		I ² C Slave Mode (10-Bit Reception, SEN = 0)	
Interrupt		I ² C Slave Mode (10-Bit Reception, SEN = 1)	
Operation		I ² C Slave Mode (10-Bit Transmission)	
Output		I ² C Slave Mode (7-Bit Reception, SEN = 0)	
PR2 Register		I ² C Slave Mode (7-Bit Reception, SEN = 1)	
TMR2 to PR2 Match Interrupt		I ² C Slave Mode (7-Bit Transmission)	
Timer3		I ² C Slave Mode General Call Address	20
16-Bit Read/Write Mode		Sequence (7 or 10-Bit Address Mode)	210
Associated Registers		Master SSP I ² C Bus Data	
Operation		Master SSP I ² C Bus Start/Stop Bits	
Oscillator		Parallel Slave Port (PIC18F4585/4680)	
		,	
Overflow Interrupt151, Special Event Trigger (CCP)		Parallel Slave Port (PSP) Read Parallel Slave Port (PSP) Write	
		PWM Auto-Shutdown (PRSEN = 0,	143
TMR3H Register			10
TMR3L Register	. 151, 159	Auto-Restart Disabled)	104
Timing Diagrams	450	PWM Auto-Shutdown (PRSEN = 1,	10.
A/D Conversion		Auto-Restart Enabled)	
Acknowledge Sequence		PWM Direction Change at Near	10
Asynchronous Reception		PWM Direction Change at Near	10
Asynchronous Transmission		100% Duty Cycle	
Asynchronous Transmission (Back to Back)		PWM Output	
Automatic Baud Rate Calculation	235	Repeat Start Condition	211
Auto-Wake-up Bit (WUE) During	0.40	Reset, Watchdog Timer (WDT), Oscillator	
Normal Operation		Start-up Timer (OST) and Power-up	40/
Auto-Wake-up Bit (WUE) During Sleep		Timer (PWRT)	
Baud Rate Generator with Clock Arbitration		Send Break Character Sequence	
BRG Overflow Sequence	235	Slave Synchronization	19
BRG Reset Due to SDA Arbitration During	000	Slow Rise Time (MCLR Tied to VDD,	
Start Condition		VDD Rise > TPWRT)	
Brown-out Reset (BOR)	436	SPI Mode (Master Mode)	
Bus Collision During a Repeated		SPI Mode (Slave Mode with CKE = 0)	
Start Condition (Case 1)	224	SPI Mode (Slave Mode with CKE = 1)	
Bus Collision During a Repeated		Stop Condition Receive or Transmit Mode	220
Start Condition (Case 2)	224	Synchronous Reception	
Bus Collision During a Start		(Master Mode, SREN)	
Condition (SCL = 0)	223	Synchronous Transmission	
Bus Collision During a Start		Synchronous Transmission (Through TXEN)	243
Condition (SDA Only)	222	Time-out Sequence on POR w/PLL Enabled	
Bus Collision During a Stop		(MCLR Tied to VDD)	4
Condition (Case 1)	225	Time-out Sequence on Power-up	
Bus Collision During a Stop		(MCLR Not Tied to VDD), Case 1	46
Condition (Case 2)		Time-out Sequence on Power-up	
Bus Collision for Transmit and Acknowledge		(MCLR Not Tied to VDD), Case 2	40
Capture/Compare/PWM (CCP)		Time-out Sequence on Power-up	
CLKO and I/O	435	(MCLR Tied to VDD, VDD Rise TPWRT)	46