

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 40MHz  |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART                                  |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT                                |
| Number of I/O              | 36   |
| Program Memory Size        | 48KB (24K × 16)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 1K x 8   |
| RAM Size                   | 3.25K x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V  |
| Data Converters            | A/D 11x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 44-TQFP  |
| Supplier Device Package    | 44-TQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18f4585t-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

| 1.0   | Device Overview  | 7     |
|-------|--|-------|
| 2.0   | Oscillator Configurations                                    | 23    |
| 3.0   | Power Managed Modes  | 33    |
| 4.0   | Reset  | 41    |
| 5.0   | Memory Organization  | 61    |
| 6.0   | Flash Program Memory   | 95    |
| 7.0   | Data EEPROM Memory   | . 105 |
| 8.0   | 8 x 8 Hardware Multiplier                                    | . 111 |
| 9.0   | Interrupts   | . 113 |
| 10.0  | I/O Ports  | . 129 |
| 11.0  | Timer0 Module  | . 147 |
| 12.0  | Timer1 Module  | . 151 |
| 13.0  | Timer2 Module  | . 157 |
| 14.0  | Timer3 Module  | . 159 |
| 15.0  | Capture/Compare/PWM (CCP1) Modules                           | . 163 |
| 16.0  | Enhanced Capture/Compare/PWM (ECCP1) Module                  | . 173 |
| 17.0  | Master Synchronous Serial Port (MSSP) Module                 | . 187 |
| 18.0  | Enhanced Universal Synchronous Receiver Transmitter (EUSART) | . 227 |
| 19.0  | 10-Bit Analog-to-Digital Converter (A/D) Module              | . 247 |
| 20.0  | Comparator Module  | . 257 |
| 21.0  | Comparator Voltage Reference Module                          | 263   |
| 22.0  | High/Low-Voltage Detect (HLVD)                               | . 267 |
| 23.0  | ECAN™ Technology   | . 273 |
| 24.0  | Special Features of the CPU                                  | . 343 |
| 25.0  | Instruction Set Summary                                      | . 361 |
| 26.0  | Development Support  | . 411 |
| 27.0  | Electrical Characteristics                                   | . 415 |
| 28.0  | DC and AC Characteristics Graphs and Tables                  | . 451 |
| 29.0  | Packaging Information  | . 453 |
| Appe  | ndix A: Revision History                                     | . 461 |
| Appe  | ndix B: Device Differences                                   | . 461 |
| Appe  | ndix C: Conversion Considerations                            | . 462 |
| Appe  | ndix D: Migration From Baseline to Enhanced Devices          | 462   |
| Appe  | ndix E: Migration from Mid-Range to Enhanced Devices         | . 463 |
| Appe  | ndix F: Migration from High-End to Enhanced Devices          | . 463 |
| Index |  | . 465 |
| The M | /icrochip Web Site   | . 477 |
| Custo | omer Change Notification Service                             | . 477 |
| Custo | omer Support   | . 477 |
| Read  | er Response  | . 478 |
| PIC1  | 3F2585/2680/4585/4680 Product Identification System          | . 479 |

## 4.4 Brown-out Reset (BOR)

PIC18F2585/2680/4585/4680 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0, except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

#### 4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

| Note: | Even when BOR is under software control,    |
|-------|---|
|       | the BOR Reset voltage level is still set by |
|       | the BORV1:BORV0 Configuration bits. It      |
|       | cannot be changed in software.              |

## 4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. IF BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

## 4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

| BOR Configuration Statu |        | Status of           |  |  |  |  |  |
|-------------------------|--------|---------------------|--|--|--|--|--|
| BOREN1                  | BOREN0 | SBOREN<br>(RCON<6>) | BOR Operation  |  |  |  |  |
| 0                       | 0      | Unavailable         | BOR disabled; must be enabled by reprogramming the Configuration bits.             |  |  |  |  |
| 0                       | 1      | Available           | BOR enabled in software; operation controlled by SBOREN.                           |  |  |  |  |
| 1                       | 0      | Unavailable         | BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.         |  |  |  |  |
| 1                       | 1      | Unavailable         | BOR enabled in hardware; must be disabled by reprogramming the Configuration bits. |  |  |  |  |

TABLE 4-1:BOR CONFIGURATIONS

# PIC18F2585/2680/4585/4680



## FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



## FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



## 4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

| TABLE 4-3: | STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR |
|------------|--|
|            | RCON REGISTER  |

| Condition   | Program               |                  | RCC | STKPTR Register |    |     |     |        |        |
|---|-----------------------|------------------|-----|-----------------|----|-----|-----|--------|--------|
| Condition   | Counter               | SBOREN           | RI  | то              | PD | POR | BOR | STKFUL | STKUNF |
| Power-on Reset  | 0000h                 | 1                | 1   | 1               | 1  | 0   | 0   | 0      | 0      |
| RESET Instruction   | 0000h                 | u <b>(2)</b>     | 0   | u               | u  | u   | u   | u      | u      |
| Brown-out   | 0000h                 | u <b>(2)</b>     | 1   | 1               | 1  | u   | 0   | u      | u      |
| MCLR during Power Managed<br>Run modes                    | 0000h                 | u <b>(2)</b>     | u   | 1               | u  | u   | u   | u      | u      |
| MCLR during Power Managed<br>Idle modes and Sleep mode    | 0000h                 | <sub>ປ</sub> (2) | u   | 1               | 0  | u   | u   | u      | u      |
| WDT Time-out during Full Power or Power Managed Run modes | 0000h                 | u <b>(2)</b>     | u   | 0               | u  | u   | u   | u      | u      |
| MCLR during Full Power<br>Execution                       | 0000h                 | <sub>ປ</sub> (2) | u   | u               | u  | u   | u   | u      | u      |
| Stack Full Reset (STVREN = 1)                             | 0000h                 | u <b>(2)</b>     | u   | u               | u  | u   | u   | 1      | u      |
| Stack Underflow Reset<br>(STVREN = 1)                     | 0000h                 | u <b>(2)</b>     | u   | u               | u  | u   | u   | u      | 1      |
| Stack Underflow Error (not an actual Reset, STVREN = 0)   | 0000h                 | u <b>(2)</b>     | u   | u               | u  | u   | u   | u      | 1      |
| WDT Time-out during Power<br>Managed Idle or Sleep modes  | PC + 2                | u <b>(2)</b>     | u   | 0               | 0  | u   | u   | u      | u      |
| Interrupt Exit from Power<br>Managed modes                | PC + 2 <sup>(1)</sup> | ս <b>(2)</b>     | u   | u               | 0  | u   | u   | u      | u      |

**Legend:** u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

#### 5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits**" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

| Note: | Returning a value of zero to the PC on an |
|-------|---|
|       | underflow has the effect of vectoring the |
|       | program to the Reset vector, where the    |
|       | stack conditions can be verified and      |
|       | appropriate actions can be taken. This is |
|       | not the same as a Reset, as the contents  |
|       | of the SFRs are not affected.             |

## 5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

## REGISTER 5-1: STKPTR: STACK POINTER REGISTER

|         | R/C-0  | R/C-0                                | U-0                | R/W-0        | R/W-0        | R/W-0    | R/W-0 | R/W-0 |  |  |
|---------|--|--------------------------------------|--------------------|--------------|--------------|----------|-------|-------|--|--|
|         | STKFUL <sup>(1)</sup>  | STKUNF <sup>(1)</sup>                | —                  | SP4          | SP3          | SP2      | SP1   | SP0   |  |  |
|         | bit 7  |                                      |                    |              |              |          |       | bit 0 |  |  |
|         |  |                                      |                    |              |              |          |       |       |  |  |
| bit 7   | STKFUL: S  | tack Full Flag                       | bit <sup>(1)</sup> |              |              |          |       |       |  |  |
|         | <ul> <li>1 = Stack became full or overflowed</li> <li>0 = Stack has not become full or overflowed</li> </ul> |                                      |                    |              |              |          |       |       |  |  |
| bit 6   | STKUNF: Stack Underflow Flag bit <sup>(1)</sup>  |                                      |                    |              |              |          |       |       |  |  |
|         | 1 = Stack underflow occurred   |                                      |                    |              |              |          |       |       |  |  |
|         | 0 = Stack underflow did not occur  |                                      |                    |              |              |          |       |       |  |  |
| bit 5   | Unimplemented: Read as '0'   |                                      |                    |              |              |          |       |       |  |  |
| bit 4-0 | SP4:SP0: S   | SP4:SP0: Stack Pointer Location bits |                    |              |              |          |       |       |  |  |
|         | Note 1:  | Bit 7 and bit 6                      | are cleared        | d by user so | ftware or by | / a POR. |       |       |  |  |
|         |  |                                      |                    |              |              |          |       |       |  |  |

| Legend:           |                  |                      |                        |
|-------------------|------------------|----------------------|------------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented    | C = Clearable only bit |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown     |

| File Name | Bit 7   | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   | Value on<br>POR, BOR | Details<br>on page: |
|-----------|---------|---------|---------|---------|---------|---------|---------|---------|----------------------|---------------------|
| TXB1SIDL  | SID2    | SID1    | SID0    | _       | EXIDE   | _       | EID17   | EID16   | xxx- x-xx            | 54, 283             |
| TXB1SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | xxxx xxxx            | 54, 283             |
| TXB1CON   | TXBIF   | TXABT   | TXLARB  | TXERR   | TXREQ   | _       | TXPRI1  | TXPRI0  | 0000 0-00            | 54, 282             |
| TXB2D7    | TXB2D77 | TXB2D76 | TXB2D75 | TXB2D74 | TXB2D73 | TXB2D72 | TXB2D71 | TXB2D70 | xxxx xxxx            | 54, 284             |
| TXB2D6    | TXB2D67 | TXB2D66 | TXB2D65 | TXB2D64 | TXB2D63 | TXB2D62 | TXB2D61 | TXB2D60 | xxxx xxxx            | 54, 284             |
| TXB2D5    | TXB2D57 | TXB2D56 | TXB2D55 | TXB2D54 | TXB2D53 | TXB2D52 | TXB2D51 | TXB2D50 | xxxx xxxx            | 54, 284             |
| TXB2D4    | TXB2D47 | TXB2D46 | TXB2D45 | TXB2D44 | TXB2D43 | TXB2D42 | TXB2D41 | TXB2D40 | xxxx xxxx            | 54, 284             |
| TXB2D3    | TXB2D37 | TXB2D36 | TXB2D35 | TXB2D34 | TXB2D33 | TXB2D32 | TXB2D31 | TXB2D30 | xxxx xxxx            | 54, 284             |
| TXB2D2    | TXB2D27 | TXB2D26 | TXB2D25 | TXB2D24 | TXB2D23 | TXB2D22 | TXB2D21 | TXB2D20 | xxxx xxxx            | 54, 284             |
| TXB2D1    | TXB2D17 | TXB2D16 | TXB2D15 | TXB2D14 | TXB2D13 | TXB2D12 | TXB2D11 | TXB2D10 | XXXX XXXX            | 55, 284             |
| TXB2D0    | TXB2D07 | TXB2D06 | TXB2D05 | TXB2D04 | TXB2D03 | TXB2D02 | TXB2D01 | TXB2D00 | XXXX XXXX            | 55, 284             |
| TXB2DLC   | _       | TXRTR   | _       | _       | DLC3    | DLC2    | DLC1    | DLC0    | -x xxxx              | 55, 285             |
| TXB2EIDL  | EID7    | EID6    | EID5    | EID4    | EID3    | EID2    | EID1    | EID0    | XXXX XXXX            | 55, 284             |
| TXB2EIDH  | EID15   | EID14   | EID13   | EID12   | EID11   | EID10   | EID9    | EID8    | xxxx xxxx            | 55, 283             |
| TXB2SIDL  | SID2    | SID1    | SID0    | _       | EXIDE   | _       | EID17   | EID16   | xxxx x-xx            | 55, 283             |
| TXB2SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | xxx- x-xx            | 55, 283             |
| TXB2CON   | TXBIF   | TXABT   | TXLARB  | TXERR   | TXREQ   | _       | TXPRI1  | TXPRI0  | 0000 0-00            | 55, 282             |
| RXM1EIDL  | EID7    | EID6    | EID5    | EID4    | EID3    | EID2    | EID1    | EID0    | XXXX XXXX            | 55, 304             |
| RXM1EIDH  | EID15   | EID14   | EID13   | EID12   | EID11   | EID10   | EID9    | EID8    | xxxx xxxx            | 55, 304             |
| RXM1SIDL  | SID2    | SID1    | SID0    | _       | EXIDEN  | _       | EID17   | EID16   | xxx- x-xx            | 55, 304             |
| RXM1SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | xxxx xxxx            | 55, 304             |
| RXM0EIDL  | EID7    | EID6    | EID5    | EID4    | EID3    | EID2    | EID1    | EID0    | XXXX XXXX            | 55, 304             |
| RXM0EIDH  | EID15   | EID14   | EID13   | EID12   | EID11   | EID10   | EID9    | EID8    | XXXX XXXX            | 55, 304             |
| RXM0SIDL  | SID2    | SID1    | SID0    | _       | EXIDEN  | _       | EID17   | EID16   | xxx- x-xx            | 55, 304             |
| RXM0SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | XXXX XXXX            | 55, 303             |
| RXF5EIDL  | EID7    | EID6    | EID5    | EID4    | EID3    | EID2    | EID1    | EID0    | xxxx xxxx            | 55, 303             |
| RXF5EIDH  | EID15   | EID14   | EID13   | EID12   | EID11   | EID10   | EID9    | EID8    | xxxx xxxx            | 55, 303             |
| RXF5SIDL  | SID2    | SID1    | SID0    | —       | EXIDEN  |         | EID17   | EID16   | xxx- x-xx            | 55, 302             |
| RXF5SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | XXXX XXXX            | 55, 302             |
| RXF4EIDL  | EID7    | EID6    | EID5    | EID4    | EID3    | EID2    | EID1    | EID0    | xxxx xxxx            | 55, 303             |
| RXF4EIDH  | EID15   | EID14   | EID13   | EID12   | EID11   | EID10   | EID9    | EID8    | xxxx xxxx            | 55, 303             |
| RXF4SIDL  | SID2    | SID1    | SID0    | —       | EXIDEN  |         | EID17   | EID16   | xxx- x-xx            | 55, 302             |
| RXF4SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | xxxx xxxx            | 55, 302             |
| RXF3EIDL  | EID7    | EID6    | EID5    | EID4    | EID3    | EID2    | EID1    | EID0    | xxxx xxxx            | 55, 303             |
| RXF3EIDH  | EID15   | EID14   | EID13   | EID12   | EID11   | EID10   | EID9    | EID8    | XXXX XXXX            | 55, 303             |
| RXF3SIDL  | SID2    | SID1    | SID0    | _       | EXIDEN  | _       | EID17   | EID16   | xxx- x-xx            | 55, 302             |
| RXF3SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | xxxx xxxx            | 55, 302             |
| RXF2EIDL  | EID7    | EID6    | EID5    | EID4    | EID3    | EID2    | EID1    | EID0    | xxxx xxxx            | 55, 303             |
| RXF2EIDH  | EID15   | EID14   | EID13   | EID12   | EID11   | EID10   | EID9    | EID8    | XXXX XXXX            | 55, 303             |
| RXF2SIDL  | SID2    | SID1    | SID0    | _       | EXIDEN  | _       | EID17   | EID16   | xxx- x-xx            | 55, 302             |
| RXF2SIDH  | SID10   | SID9    | SID8    | SID7    | SID6    | SID5    | SID4    | SID3    | xxxx xxxx            | 55, 302             |

| TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2585/2680/4585/4680) (CONTINUEL |
|---|
|---|

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition **Note 1:** Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2X8X devices and are read as '0'. Reset values are shown for PIC18F4X8X devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

**6:** RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN<sup>™</sup> technology is set up in Mode 1 or Mode 2.

9: These registers are available on PIC18F4X8X devices only.

| Pin Name          | Function | I/O | TRIS | Buffer | Description  |  |  |
|-------------------|----------|-----|------|--------|--|--|--|
| RA0/AN0/CVREF     | RA0      | OUT | 0    | DIG    | LATA<0> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<0> data input.   |  |  |
|                   | AN0      | IN  | 1    | ANA    | A/D input channel 0. Enabled on POR, this analog input overrides the digital input (read as clear – low level).                |  |  |
|                   | CVREF    | OUT | х    | ANA    | Comparator voltage reference analog output. Enabling this analog output overrides the digital I/O (read as clear – low level). |  |  |
| RA1/AN1           | RA1      | OUT | 0    | DIG    | LATA<1> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<1> data input.   |  |  |
|                   | AN1      | IN  | 1    | ANA    | A/D input channel 1. Enabled on POR, this analog input overrides the digital input (read as clear – low level).                |  |  |
| RA2/AN2/VREF-     | RA2      | OUT | 0    | DIG    | LATA<2> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<2> data input.   |  |  |
|                   | AN2      | IN  | 1    | ANA    | A/D input channel 2. Enabled on POR, this analog input overrides the digital input (read as clear – low level).                |  |  |
|                   | VREF-    | IN  | 1    | ANA    | A/D and comparator negative voltage analog input.  |  |  |
| RA3/AN3/VREF+     | RA3      | OUT | 0    | DIG    | LATA<3> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<3> data input.   |  |  |
|                   | AN3      | IN  | 1    | ANA    | A/D input channel 3. Enabled on POR, this analog input overrides the digital input (read as clear – low level).                |  |  |
|                   | VREF+    | IN  | 1    | ANA    | A/D and comparator positive voltage analog input.  |  |  |
| RA4/T0CKI         | RA4      | OUT | 0    | DIG    | LATA<4> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<4> data input.   |  |  |
|                   | T0CKI    | IN  | 1    | ST     | Timer0 clock input.  |  |  |
| RA5/AN4/SS/HLVDIN | RA5      | OUT | 0    | DIG    | LATA<5> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<5> data input.   |  |  |
|                   | AN4      | IN  | 1    | ANA    | A/D input channel 4. Enabled on POR, this analog input overrides the digital input (read as clear – low level).                |  |  |
|                   | SS       | IN  | 1    | TTL    | Slave select input for MSSP.   |  |  |
|                   | HLVDIN   | IN  | 1    | ANA    | High/Low-Voltage Detect external trip point input.   |  |  |
| OSC2/CLKO/RA6     | OSC2     | OUT | х    | ANA    | Output connection, selected by FOSC3:FOSC0 Configuration bits.<br>Enabling OSC2 overrides digital I/O.                         |  |  |
|                   | CLKO     | OUT | x    | DIG    | Output connection, selected by FOSC3:FOSC0 Configuration bits.<br>Enabling CLKO overrides digital I/O (Fosc/4).                |  |  |
|                   | RA6      | OUT | 0    | DIG    | LATA<6> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<6> data input.   |  |  |
| OSC1/CLKI/RA7     | OSC1     | IN  | х    | ANA    | Main oscillator input connection, determined by FOSC3:FOSC0<br>Configuration bits. Enabling OSC1 overrides digital I/O.        |  |  |
|                   | CLKI     | IN  | х    | ANA    | Main clock input connection, determined by FOSC3:FOSC0<br>Configuration bits. Enabling CLKI overrides digital I/O.             |  |  |
|                   | RA7      | OUT | 0    | DIG    | LATA<7> data output.   |  |  |
|                   |          | IN  | 1    | TTL    | PORTA<7> data input.   |  |  |

## TABLE 10-1: PORTA I/O SUMMARY

Legend: PWR = Power Supply; OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL = TTL Buffer Input

## 15.2 Capture Mode

In Capture mode, the ECCPR1H:ECCPR1L register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the CCP1 pin (RB3 or RC1, depending on device configuration). An event is defined as one of the following:

- · every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR2<1>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

#### 15.2.1 CCP1 PIN CONFIGURATION

In Capture mode, the appropriate CCP1 pin should be configured as an input by setting the corresponding TRIS direction bit.

Note: If RC2/CCP1 or RD4/PSP4/ECCP1/P1A is configured as an output, a write to the port can cause a capture condition.

#### 15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP1 module is selected in the T3CON register (see Section 15.1.1 "CCP1 Modules and Timer Resources").

#### 15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE or ECCP1IE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCP1IF or ECCP1IF, should also be cleared following any such change in operating mode.

#### 15.2.4 CCP1 PRESCALER

There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCP1M3:CCP1M0). Whenever the CCP1 module is turned off or the CCP1 module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### 15.2.5 CAN MESSAGE TIME-STAMP

The CAN capture event occurs when a message is received in any of the receive buffers. When configured, the CAN module provides the trigger to the CCP1 module to cause a capture event. This feature is provided to "time-stamp" the received CAN messages.

This feature is enabled by setting the CANCAP bit of the CAN I/O Control register (CIOCON<4>). The message receive signal from the CAN module then takes the place of the events on RC2/CCP1.

If this feature is selected, then four different capture options for CCP1M<3:0> are available:

- 0100 every time a CAN message is received
- 0101 every time a CAN message is received
- 0110 every 4th time a CAN message is
   received
- 0111 Capture mode, every 16th time a CAN
   message is received

#### EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

| CLRF  | CCP1CON     | ; | Turn CCP1 module off |
|-------|-------------|---|----------------------|
| MOVLW | NEW_CAPT_PS | ; | Load WREG with the   |
|       |             | ; | new prescaler mode   |
|       |             | ; | value and CCP1 ON    |
| MOVWF | CCP1CON     | ; | Load CCP1CON with    |
|       |             | ; | this value           |
|       |             |   |                      |

#### 16.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM pins P1A and P1B (and P1C and P1D, if used) as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- Configure the ECCP1 module for the desired PWM mode and configuration by loading the ECCP1CON register with the appropriate values:
  - Select one of the available output configurations and direction with the EPWM1M1:EPWM1M0 bits.
  - Select the polarities of the PWM output signals with the ECCP1M3:ECCP1M0 bits.
- 4. Set the PWM duty cycle by loading the ECCPR1L register and ECCP1CON<5:4> bits.
- 5. For Half-Bridge Output mode, set the dead-band delay by loading ECCP1DEL<6:0> with the appropriate value.
- 6. If auto-shutdown operation is required, load the ECCP1AS register:
  - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
  - Select the shutdown states of the PWM output pins using PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
  - Set the ECCPASE bit (ECCP1AS<7>).
  - Configure the comparators using the CMCON register.
  - Configure the comparator inputs as analog inputs.
- 7. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 8. Configure and start TMR2:
  - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
  - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
  - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 9. Enable PWM outputs after a new PWM cycle has started:
  - Wait until TMRn overflows (TMRnIF bit is set).
  - Enable the ECCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
  - Clear the ECCPASE bit (ECCP1AS<7>).

#### 16.4.10 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP1 registers to their Reset states.

This forces the Enhanced CCP1 module to reset to a state compatible with the standard CCP1 module.

# PIC18F2585/2680/4585/4680



NOTES:

|       | R/W-0  | R/W-0  | R/W-0          | R/W-0        | R/W-0    | R/W-0      | R-1          | R/W-0 |  |  |  |  |
|-------|--|--|----------------|--------------|----------|------------|--------------|-------|--|--|--|--|
|       | CSRC   | TX9  | TXEN           | SYNC         | SENDB    | BRGH       | TRMT         | TX9D  |  |  |  |  |
|       | bit 7  |  |                |              |          |            |              | bit 0 |  |  |  |  |
| bit 7 | CSRC: Clo  | ock Source S   | Select bit     |              |          |            |              |       |  |  |  |  |
|       | Asynchron<br>Don't care  | <u>Asynchronous mode:</u><br>Don't care.   |                |              |          |            |              |       |  |  |  |  |
|       | Synchrono<br>1 = Master<br>0 = Slave i   | <u>Synchronous mode:</u><br>1 = Master mode (clock generated internally from BRG)<br>0 = Slave mode (clock from external source) |                |              |          |            |              |       |  |  |  |  |
| bit 6 | <b>TX9:</b> 9-bit Transmit Enable bit<br>1 = Selects 9-bit transmission<br>0 = Selects 8-bit transmission  |  |                |              |          |            |              |       |  |  |  |  |
| bit 5 | <b>TXEN:</b> Tra<br>1 = Transi<br>0 = Transi   | nsmit Enable<br>mit enabled<br>mit disabled  | e bit          |              |          |            |              |       |  |  |  |  |
|       | Note: SREN/CREN overrides TXEN in Sync mode.   |  |                |              |          |            |              |       |  |  |  |  |
| bit 4 | SYNC: EU   | SART Mode  | Select bit     |              |          |            |              |       |  |  |  |  |
|       | <ul><li>1 = Synchronous mode</li><li>0 = Asynchronous mode</li></ul>   |  |                |              |          |            |              |       |  |  |  |  |
| bit 3 | SENDB: Send Break Character bit  |  |                |              |          |            |              |       |  |  |  |  |
|       | <u>Asynchronous mode:</u><br>1 = Send Sync Break on next transmission (cleared by hardware upon completion)<br>0 = Sync Break transmission completed |  |                |              |          |            |              |       |  |  |  |  |
|       | Synchrono<br>Don't care  | us mode:   |                |              |          |            |              |       |  |  |  |  |
| bit 2 | BRGH: Hig  | gh Baud Rat  | e Select bit   |              |          |            |              |       |  |  |  |  |
|       | $\frac{\text{Asynchron}}{1 = \text{High s}}$   | ous mode:<br>speed   |                |              |          |            |              |       |  |  |  |  |
|       | 0 = Low speed<br><u>Synchronous mode:</u><br>Unused in this mode.  |  |                |              |          |            |              |       |  |  |  |  |
| bit 1 | TRMT: Transmit Shift Register Status bit   |  |                |              |          |            |              |       |  |  |  |  |
|       | 1 = TSR empty<br>0 = TSR full  |  |                |              |          |            |              |       |  |  |  |  |
| bit 0 | <b>TX9D:</b> 9th   | bit of Transr  | nit Data       |              |          |            |              |       |  |  |  |  |
|       | Can be ad  | dress/data b   | it or a parity | / bit.       |          |            |              |       |  |  |  |  |
|       | Legend:  |  |                |              |          |            |              |       |  |  |  |  |
|       | R = Reada  | ble bit  | W = V          | Vritable bit | U = Unir | nplemented | bit, read as | 'O'   |  |  |  |  |

## REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

DS39625C-page 228

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

|       | SYNC = 0, BRGH = 0, BRG16 = 1 |            |                             |                       |            |                             |                       |            |                             |                       |            |                             |
|-------|-------------------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD  | Fosc = 40.000 MHz             |            |                             | Fosc = 20.000 MHz     |            |                             | Fosc = 10.000 MHz     |            |                             | Fosc = 8.000 MHz      |            |                             |
| (K)   | Actual<br>Rate<br>(K)         | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) |
| 0.3   | 0.300                         | 0.00       | 8332                        | 0.300                 | 0.02       | 4165                        | 0.300                 | 0.02       | 2082                        | 300                   | -0.04      | 1665                        |
| 1.2   | 1.200                         | 0.02       | 2082                        | 1.200                 | -0.03      | 1041                        | 1.200                 | -0.03      | 520                         | 1201                  | -0.16      | 415                         |
| 2.4   | 2.402                         | 0.06       | 1040                        | 2.399                 | -0.03      | 520                         | 2.404                 | 0.16       | 259                         | 2403                  | -0.16      | 207                         |
| 9.6   | 9.615                         | 0.16       | 259                         | 9.615                 | 0.16       | 129                         | 9.615                 | 0.16       | 64                          | 9615                  | -0.16      | 51                          |
| 19.2  | 19.231                        | 0.16       | 129                         | 19.231                | 0.16       | 64                          | 19.531                | 1.73       | 31                          | 19230                 | -0.16      | 25                          |
| 57.6  | 58.140                        | 0.94       | 42                          | 56.818                | -1.36      | 21                          | 56.818                | -1.36      | 10                          | 55555                 | 3.55       | 8                           |
| 115.2 | 113.636                       | -1.36      | 21                          | 113.636               | -1.36      | 10                          | 125.000               | 8.51       | 4                           | _                     | —          | _                           |

## TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

|       | SYNC = 0, BRGH = 0, BRG16 = 1 |            |                             |                       |            |                             |                       |            |                             |  |
|-------|-------------------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD  | Fosc = 4.000 MHz              |            |                             | Fos                   | c = 2.000  | MHz                         | Fosc = 1.000 MHz      |            |                             |  |
| (K)   | Actual<br>Rate<br>(K)         | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) |  |
| 0.3   | 0.300                         | 0.04       | 832                         | 300                   | -0.16      | 415                         | 300                   | -0.16      | 207                         |  |
| 1.2   | 1.202                         | 0.16       | 207                         | 1201                  | -0.16      | 103                         | 1201                  | -0.16      | 51                          |  |
| 2.4   | 2.404                         | 0.16       | 103                         | 2403                  | -0.16      | 51                          | 2403                  | -0.16      | 25                          |  |
| 9.6   | 9.615                         | 0.16       | 25                          | 9615                  | -0.16      | 12                          | —                     | —          | —                           |  |
| 19.2  | 19.231                        | 0.16       | 12                          | —                     | —          | —                           | —                     | —          | —                           |  |
| 57.6  | 62.500                        | 8.51       | 3                           | —                     | —          | —                           | —                     | —          | —                           |  |
| 115.2 | 125.000                       | 8.51       | 1                           | _                     | —          | —                           | _                     | —          | —                           |  |

|       | SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = |            |                             |                       |            |                             |                       |            |                             |                       |            |                             |
|-------|--|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD  | Fosc = 40.000 MHz                                  |            |                             | Fosc = 20.000 MHz     |            |                             | Fosc = 10.000 MHz     |            |                             | Fosc = 8.000 MHz      |            |                             |
| (K)   | Actual<br>Rate<br>(K)                              | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) |
| 0.3   | 0.300  | 0.00       | 33332                       | 0.300                 | 0.00       | 16665                       | 0.300                 | 0.00       | 8332                        | 300                   | -0.01      | 6665                        |
| 1.2   | 1.200  | 0.00       | 8332                        | 1.200                 | 0.02       | 4165                        | 1.200                 | 0.02       | 2082                        | 1200                  | -0.04      | 1665                        |
| 2.4   | 2.400  | 0.02       | 4165                        | 2.400                 | 0.02       | 2082                        | 2.402                 | 0.06       | 1040                        | 2400                  | -0.04      | 832                         |
| 9.6   | 9.606  | 0.06       | 1040                        | 9.596                 | -0.03      | 520                         | 9.615                 | 0.16       | 259                         | 9615                  | -0.16      | 207                         |
| 19.2  | 19.193   | -0.03      | 520                         | 19.231                | 0.16       | 259                         | 19.231                | 0.16       | 129                         | 19230                 | -0.16      | 103                         |
| 57.6  | 57.803   | 0.35       | 172                         | 57.471                | -0.22      | 86                          | 58.140                | 0.94       | 42                          | 57142                 | 0.79       | 34                          |
| 115.2 | 114.943  | -0.22      | 86                          | 116.279               | 0.94       | 42                          | 113.636               | -1.36      | 21                          | 117647                | -2.12      | 16                          |

|       |                       | SYN        | = 1, BRG1                   | 1, <b>BRG16</b> = 1   |            |                             |                       |            |                             |  |
|-------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD  | Fosc = 4.000 MHz      |            |                             | Fos                   | c = 2.000  | MHz                         | Fosc = 1.000 MHz      |            |                             |  |
| (K)   | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate<br>(K) | %<br>Error | SPBRG<br>value<br>(decimal) |  |
| 0.3   | 0.300                 | 0.01       | 3332                        | 300                   | -0.04      | 1665                        | 300                   | -0.04      | 832                         |  |
| 1.2   | 1.200                 | 0.04       | 832                         | 1201                  | -0.16      | 415                         | 1201                  | -0.16      | 207                         |  |
| 2.4   | 2.404                 | 0.16       | 415                         | 2403                  | -0.16      | 207                         | 2403                  | -0.16      | 103                         |  |
| 9.6   | 9.615                 | 0.16       | 103                         | 9615                  | -0.16      | 51                          | 9615                  | -0.16      | 25                          |  |
| 19.2  | 19.231                | 0.16       | 51                          | 19230                 | -0.16      | 25                          | 19230                 | -0.16      | 12                          |  |
| 57.6  | 58.824                | 2.12       | 16                          | 55555                 | 3.55       | 8                           | —                     | —          | —                           |  |
| 115.2 | 111.111               | -3.55      | 8                           |                       | _          | —                           |                       | _          |                             |  |

© 2007 Microchip Technology Inc.

## 23.2 CAN Module Registers

Note: Not all CAN registers are available in the access bank.

There are many control and data registers associated with the CAN module. For convenience, their descriptions have been grouped into the following sections:

- Control and Status Registers
- Dedicated Transmit Buffer Registers
- Dedicated Receive Buffer Registers
- Programmable TX/RX and Auto RTR Buffers
- Baud Rate Control Registers
- I/O Control Register
- Interrupt Status and Control Registers

Detailed descriptions of each register and their usage are described in the following sections.

#### 23.2.1 CAN CONTROL AND STATUS REGISTERS

The registers described in this section control the overall operation of the CAN module and show its operational status.

| B/W-1 B/W-1 B/W-1 B/W-1 B/W-1 B/W-1 B/W-1  |           |
|--|-----------|
|  | -1 R/W-1  |
| Mode U IRXIP WAKIP ERRIP TXB2IP TXB1IP <sup>(1)</sup> TXB0IP <sup>(1)</sup> RXB1 | IP RXB0IP |
| R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1  | -1 R/W-1  |
| Mode 1, 2  |           |
| bit 7  | bit 0     |
|  |           |
| bit 7 IRXIP: CAN Invalid Received Message Interrupt Priority bit                 |           |
| 1 = High priority<br>0 = Low priority  |           |
| bit 6 <b>WAKIP:</b> CAN bus Activity Wake-up Interrupt Priority bit              |           |
| 1 = High priority  |           |
| 0 = Low priority   |           |
| bit 5 ERRIP: CAN bus Error Interrupt Priority bit                                |           |
|  |           |
| bit 4 When CAN is in Mode 0:   |           |
| <b>TXB2IP:</b> CAN Transmit Buffer 2 Interrupt Priority bit                      |           |
| 0 = Low priority   |           |
| When CAN is in Mode 1 or 2:  |           |
| <b>TXBnIP:</b> CAN Transmit Buffer Interrupt Priority bit                        |           |
| 0 = Low priority   |           |
| bit 3 <b>TXB1IP:</b> CAN Transmit Buffer 1 Interrupt Priority bit <sup>(1)</sup> |           |
| <ul><li>1 = High priority</li><li>0 = Low priority</li></ul>                     |           |
| bit 2 <b>TXB0IP:</b> CAN Transmit Buffer 0 Interrupt Priority bit <sup>(1)</sup> |           |
| 1 = High priority $0 = 1  ow priority$   |           |
| bit 1 <u>When CAN is in Mode 0:</u>  |           |
| <b>RXB1IP:</b> CAN Receive Buffer 1 Interrupt Priority bit                       |           |
| 1 = High priority<br>0 = Low priority  |           |
| When CAN is in Mode 1 or 2:  |           |
| <b>RXBnIP:</b> CAN Receive Buffer Interrupts Priority bit                        |           |
| = High priority $ 0 = Low priority$  |           |
| bit 0 When CAN is in Mode 0:   |           |
| <b>RXB0IP:</b> CAN Receive Buffer 0 Interrupt Priority bit                       |           |
| = High priority $ 0 = Low priority$  |           |
| When CAN is in Mode 1:   |           |
| Unimplemented: Read as '0'   |           |
| When CAN is in Mode 2:<br><b>FIFOWMIP:</b> FIFO Watermark Interrupt Priority bit |           |
| 1 = High priority  |           |
| 0 = Low priority   |           |
| <b>Note 1:</b> In CAN Mode 1 and 2, this bit is forced to '0'.                   |           |
| Legende  |           |

R = Readable bit

-n = Value at POR

W = Writable bit

'1' = Bit is set

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

## 23.3 CAN Modes of Operation

The PIC18F2585/2680/4585/4680 has six main modes of operation:

- Configuration mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Loopback mode
- Error Recognition mode

All modes, except Error Recognition, are requested by setting the REQOP bits (CANCON<7:5>). Error Recognition mode is requested through the RXM bits of the Receive Buffer register(s). Entry into a mode is Acknowledged by monitoring the OPMODE bits.

When changing modes, the mode will not actually change until all pending message transmissions are complete. Because of this, the user must verify that the device has actually changed into the requested mode before further operations are executed.

#### 23.3.1 CONFIGURATION MODE

The CAN module has to be initialized before the activation. This is only possible if the module is in the Configuration mode. The Configuration mode is requested by setting the REQOP2 bit. Only when the status bit, OPMODE2, has a high level can the initialization be performed. Afterwards, the configuration registers, the acceptance mask registers and the acceptance filter registers can be written. The module is activated by setting the REQOP control bits to zero.

The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is online. The CAN module will not be allowed to enter the Configuration mode while a transmission or reception is taking place. The Configuration mode serves as a lock to protect the following registers:

- Configuration Registers
- Functional Mode Selection Registers
- Bit Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers
- Filter and Mask Control Registers
- Mask Selection Registers

In the Configuration mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes.

#### 23.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity; however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits are set to '001', the module will enter the module Disable mode. This mode is similar to disabling other peripheral modules by turning off the module enables. This causes the module internal clock to stop unless the module is active (i.e., receiving or transmitting a message). If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. OPMODE<2:0> = 001 indicates whether the module successfully went into the module Disable mode.

The WAKIF interrupt is the only module interrupt that is still active in the Disable mode. If the WAKDIS is cleared and WAKIE is set, the processor will receive an interrupt whenever the module detects recessive to dominant transition. On wake-up, the module will automatically be set to the previous mode of operation. For example, if the module was switched from Normal to Disable mode on bus activity wake-up, the module will automatically enter into Normal mode and the first message that caused the module to wake-up is lost. The module will not generate any error frame. Firmware logic must detect this condition and make sure that retransmission is requested. If the processor receives a wake-up interrupt while it is sleeping, more than one message may get lost. The actual number of messages lost would depend on the processor oscillator start-up time and incoming message bit rate.

The I/O pins will revert to normal I/O function when the module is in the Disable mode.

#### 23.3.3 NORMAL MODE

This is the standard operating mode of the PIC18F2585/2680/4585/4680 devices. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18F2585/2680/4585/4680 devices will transmit messages over the CAN bus.

# PIC18F2585/2680/4585/4680

Table 23-3 shows the relation between the clock generated by the PLL and the frequency error from jitter (measured jitter-induced error of 2%, Gaussian distribution, within 3 standard deviations), as a percentage of the nominal clock frequency.

This is clearly smaller than the expected drift of a crystal oscillator, typically specified at 100 ppm or 0.01%. If we add jitter to oscillator drift, we have a total frequency drift of 0.0132%. The total oscillator frequency errors for common clock frequencies and bit rates, including both drift and jitter, are shown in Table 23-4.

|  | TABLE 23-3: | FREQUENCY ERROR FROM JITTER AT VARIOUS PLL GENERATED CLOCK SPEED |
|--|-------------|--|
|--|-------------|--|

| PLL<br>Output |                     |                 | Frequency Error at Various Nominal Bit Times (Bit Rates) |                    |                    |                  |  |  |  |
|---------------|---------------------|-----------------|--|--------------------|--------------------|------------------|--|--|--|
|               | P <sub>jitter</sub> | <b>7</b> jitter | 8 μs<br>(125 Kb/s)                                       | 4 μs<br>(250 Kb/s) | 2 μs<br>(500 Kb/s) | 1 μs<br>(1 Mb/s) |  |  |  |
| 40 MHz        | 0.5 ns              | 1 ns            | 0.00125%   | 0.00250%           | 0.005%             | 0.01%            |  |  |  |
| 24 MHz        | 0.83 ns             | 1.67 ns         | 0.00209%   | 0.00418%           | 0.008%             | 0.017%           |  |  |  |
| 16 MHz        | 1.25 ns             | 2.5 ns          | 0.00313%   | 0.00625%           | 0.013%             | 0.025%           |  |  |  |

## TABLE 23-4:TOTAL FREQUENCY ERROR AT VARIOUS PLL GENERATED CLOCK SPEEDS<br/>(100 PPM OSCILLATOR DRIFT, INCLUDING ERROR FROM JITTER)

|                    | Frequency Error at Various Nominal Bit Times (Bit Rates) |                    |                    |                  |  |  |  |  |  |
|--------------------|--|--------------------|--------------------|------------------|--|--|--|--|--|
| Nominal PLL Output | 8 μs<br>(125 Kb/s)                                       | 4 μs<br>(250 Kb/s) | 2 μs<br>(500 Kb/s) | 1 μs<br>(1 Mb/s) |  |  |  |  |  |
| 40 MHz             | 0.01125%   | 0.01250%           | 0.015%             | 0.02%            |  |  |  |  |  |
| 24 MHz             | 0.01209%   | 0.01418%           | 0.018%             | 0.027%           |  |  |  |  |  |
| 16 MHz             | 0.01313%   | 0.01625%           | 0.023%             | 0.035%           |  |  |  |  |  |

# PIC18F2585/2680/4585/4680

| COMF              |                       | Complem   | ent f   |  | CPF        | SEQ                           | Compare f with W, Skip if $f = W$                                 |   |                                       |  |
|-------------------|-----------------------|---|---|--|------------|-------------------------------|---|---|---------------------------------------|--|
| Syntax:           |                       | COMF f  | {,d {,a}}   |  | Synt       | ax:                           | CPFSEQ  | f {,a}  |                                       |  |
| Oper              | ands:                 | 0 ≤ f ≤ 255<br>d ∈ [0,1]                                  |   |  | Ope        | rands:                        | $\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$ |   |                                       |  |
| neq               | ation:                | $a \in [0,1]$<br>$(\overline{f}) \rightarrow des$         | st  |  | Ope        | ration:                       | (f) – (W),<br>skip if (f) =                                       | (W)   |                                       |  |
| Statu             | is Affected:          | N. Z  |   |  | _          |                               | (unsigned o   | comparison)   |                                       |  |
| Enco              | dina:                 | 0001  | 11da ff   | FF FFFF  | Statu      | us Affected:                  | None  |   |                                       |  |
|                   | vintg.                | The conten  | ts of register 'f   | ' aro  |            | oding:                        | 0110  | 001a ffi  | ff fff                                |  |
| Dest              | inpuon.               | stored in W<br>stored back                                | nted. If 'd' is '1'<br>/. If 'd' is '0', th<br>< in register 'f'<br>the Access Ba | , the result is<br>e result is<br>(default).               | Des        | cription:                     | Compares<br>location 'f' t<br>performing<br>lf 'f' = W, th        | the contents of<br>to the contents<br>an unsigned s<br>then the fetched | data memory<br>of W by<br>ubtraction. |  |
|                   |                       | If 'a' is '1', t<br>GPR bank                              | he BSR is use<br>(default).   | d to select the  |            |                               | discarded a<br>instead, ma<br>instruction.                        | and a NOP is ex<br>aking this a two                                     | cycle                                 |  |
|                   |                       | If 'a' is '0' a<br>set is enab<br>in Indexed<br>mode wher | nd the extende<br>led, this instruc<br>Literal Offset A<br>never f $\leq$ 95 (51  | ed instruction<br>ction operates<br>Addressing<br>Fh). See |            |                               | If 'a' is 'o', t<br>If 'a' is 'o', t<br>GPR bank                  | he Access Bar<br>he BSR is use<br>(default).                            | nk is selected.<br>d to select the    |  |
| Words             |                       | Section 25<br>Bit-Oriente<br>Literal Offs                 | 2.3 "Byte-Or<br>ed Instruction<br>set Mode" for                                   | iented and<br>s in Indexed<br>details.                     |            |                               | set is enabl<br>in Indexed<br>mode wher                           | led, this instruct<br>Literal Offset A<br>never f $\leq$ 95 (51         | Addressing<br>Fh). See                |  |
| Word              | ls:                   | 1   |   |  |            |                               | Section 25  | .2.3 "Byte-Ori  | iented and                            |  |
| Cycles:           |                       | 1   |   |  |            |                               | Bit-Oriente   | ed Instruction  | s in Indexed                          |  |
| Q Cycle Activity: |                       |   |   |  | Wor        | ds:                           | 1   |   | uctans.                               |  |
|                   | Q1                    | Q2  | Q3  | Q4   | - Cvcl     | es:                           | 1(2)  |   |                                       |  |
|                   | Decode                | Read  | Process   | Write to   | - ,        |                               | Note: 3 cy  | cles if skip and  | d followed                            |  |
|                   |                       | register i  | Dala  | destination  |            |                               | by a  | a 2-word instru   | ction.                                |  |
| Evan              | nnle:                 | COME  |   |  | QC         | Cycle Activity:               |   |   |                                       |  |
|                   | npie.                 | COMP  | REG, 0, 0   |  |            | Q1                            | Q2  | Q3  | Q4                                    |  |
|                   | Before Instruc<br>RFG | = 13h   |   |  |            | Decode                        | Read  | Process   | No                                    |  |
|                   | After Instructio      | on  |   |  | lf el      | (in:                          | register t  | Data  | operation                             |  |
|                   | REG                   | = 13h   |   |  | 11 31      | ο1                            | 02  | 03  | 04                                    |  |
|                   | vv                    | = ECh   |   |  |            | No                            | No  | No  | No                                    |  |
|                   |                       |   |   |  |            | operation                     | operation   | operation   | operation                             |  |
|                   |                       |   |   |  | lf sl      | kip and followe               | d by 2-word in  | struction:  |                                       |  |
|                   |                       |   |   |  |            | Q1                            | Q2  | Q3  | Q4                                    |  |
|                   |                       |   |   |  |            | No                            | No  | No  | No                                    |  |
|                   |                       |   |   |  |            | operation                     | operation   | operation   | operation                             |  |
|                   |                       |   |   |  |            | operation                     | operation   | operation   | operation                             |  |
|                   |                       |   |   |  | <u>Exa</u> | nple:                         | HERE  | CPFSEQ REG  | 5, 0                                  |  |
|                   |                       |   |   |  |            |                               | EQUAL   | :   |                                       |  |
|                   |                       |   |   |  |            | Before Instruct<br>PC Addreed | tion<br>ess = HE<br>= ?   | RE  |                                       |  |
|                   |                       |   |   |  |            | REG<br>After Instructio       | = ?   |   |                                       |  |
|                   |                       |   |   |  |            |                               |   |   |                                       |  |

=

| DC Cha       | aracteris | stics  | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial |      |       |       |  |  |  |
|--------------|-----------|--|--|------|-------|-------|--|--|--|
| Param<br>No. | Sym       | Characteristic   | Min  | Тур† | Мах   | Units | Conditions   |  |  |
|              |           | Internal Program Memory<br>Programming Specifications <sup>(1)</sup> |  |      |       |       |  |  |  |
| D110         | Vpp       | Voltage on MCLR/VPP/RE3 pin  | 9.00   | —    | 13.25 | V     | (Note 3)   |  |  |
| D113         | IDDP      | Supply Current during<br>Programming                                 | —  | —    | 10    | mA    |  |  |  |
|              |           | Data EEPROM Memory   |  |      |       |       |  |  |  |
| D120         | ED        | Byte Endurance   | 100K   | 1M   |       | E/W   | -40°C to +85°C   |  |  |
| D121         | Vdrw      | VDD for Read/Write   | Vmin   | _    | 5.5   | V     | Using EECON to read/write<br>VMIN = Minimum operating<br>voltage |  |  |
| D122         | TDEW      | Erase/Write Cycle Time   | —  | 4    | —     | ms    |  |  |  |
| D123         | TRETD     | Characteristic Retention   | 40   | _    | —     | Year  | Provided no other specifications are violated                    |  |  |
| D124         | TREF      | Number of Total Erase/Write<br>Cycles before Refresh <sup>(2)</sup>  | 1M   | 10M  | —     | E/W   | -40°C to +85°C   |  |  |
|              |           | Program Flash Memory   |  |      |       |       |  |  |  |
| D130         | ЕΡ        | Cell Endurance   | 10K  | 100K |       | E/W   | -40°C to +85°C   |  |  |
| D131         | Vpr       | VDD for Read   | VMIN   | —    | 5.5   | V     | VMIN = Minimum operating voltage                                 |  |  |
| D132         | VIE       | VDD for Block Erase  | 4.5  | —    | 5.5   | V     | Using ICSP™ port   |  |  |
| D132A        | Viw       | VDD for Externally Timed Erase or Write                              | 4.5  | —    | 5.5   | V     | Using ICSP port  |  |  |
| D132B        | VPEW      | VDD for Self-timed Write   | VMIN   | _    | 5.5   | V     | VMIN = Minimum operating voltage                                 |  |  |
| D133         | TIE       | ICSP Block Erase Cycle Time  | —  | 4    |       | ms    | VDD > 4.5V   |  |  |
| D133A        | Tiw       | ICSP Erase or Write Cycle Time (externally timed)                    | 1  |      | _     | ms    | VDD > 4.5V   |  |  |
| D133A        | Tiw       | Self-timed Write Cycle Time  | —  | 2    | —     | ms    |  |  |  |
| D134         | TRETD     | Characteristic Retention   | 40   | 100  | —     | Year  | Provided no other specifications are violated                    |  |  |

#### TABLE 27-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

**3:** Required only if Single-Supply Programming is disabled.

## 27.4 AC (Timing) Characteristics

#### 27.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

| 1. TppS2ppS                                   |                          | 3. TCC:ST | (I <sup>2</sup> C specifications only) |
|---|--------------------------|-----------|--|
| 2. TppS                                       |                          | 4. Ts     | (I <sup>2</sup> C specifications only) |
| Т   |                          |           |  |
| F   | Frequency                | Т         | Time                                   |
| Lowercase letters (pp) and their meanings:    |                          |           |  |
| рр  |                          |           |  |
| сс  | CCP1                     | osc       | OSC1                                   |
| ck  | CLKO                     | rd        | RD                                     |
| CS  | CS                       | rw        | RD or WR                               |
| di  | SDI                      | SC        | SCK                                    |
| do  | SDO                      | SS        | SS                                     |
| dt  | Data in                  | tO        | TOCKI                                  |
| io  | I/O port                 | t1        | T13CKI                                 |
| mc  | MCLR                     | wr        | WR                                     |
| Uppercase letters and their meanings:         |                          |           |  |
| S   |                          |           |  |
| F   | Fall                     | Р         | Period                                 |
| н   | High                     | R         | Rise                                   |
| I   | Invalid (High-impedance) | V         | Valid                                  |
| L   | Low                      | Z         | High-impedance                         |
| I <sup>2</sup> C only                         |                          |           |  |
| AA  | output access            | High      | High                                   |
| BUF   | Bus free                 | Low       | Low                                    |
| TCC:ST (I <sup>2</sup> C specifications only) |                          |           |  |
| CC  |                          |           |  |
| HD  | Hold                     | SU        | Setup                                  |
| ST  |                          |           |  |
| DAT   | DATA input hold          | STO       | Stop condition                         |
| STA   | Start condition          |           |  |