



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | CANbus, I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 64KB (32K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 3.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 11x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4680-i-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Din Norro | Pi | n Numl | ber | Pin | Buffer | Description |
|-------------------|-----------|-----------|------------|--------|---------------|---------------------------------------|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Description |
| | | | | | | PORTA is a bidirectional I/O port. |
| RA0/AN0/CVREF | 2 | 19 | 19 | | | |
| RA0 | | | | I/O | TTL | Digital I/O. |
| AN0 | | | | I | Analog | Analog input 0. |
| CVREF | | | | 0 | Analog | Analog comparator reference output. |
| RA1/AN1 | 3 | 20 | 20 | | | |
| RA1 | | | | I/O | TTL | Digital I/O. |
| AN1 | | | | I | Analog | Analog input 1. |
| RA2/AN2/VREF- | 4 | 21 | 21 | | | |
| RA2 | | | | I/O | TTL | Digital I/O. |
| AN2 | | | | I | Analog | Analog input 2. |
| VREF- | | | | I | Analog | A/D reference voltage (low) input. |
| RA3/AN3/VREF+ | 5 | 22 | 22 | | | |
| RA3 | | | | I/O | TTL | Digital I/O. |
| AN3 | | | | | Analog | Analog input 3. |
| VREF+ | | | | I | Analog | A/D reference voltage (nign) input. |
| RA4/T0CKI | 6 | 23 | 23 | | | |
| RA4 | | | | 1/0 | TTL | Digital I/O. |
| TUCKI | | | | I | SI | limeru external clock input. |
| RA5/AN4/SS/HLVDIN | 7 | 24 | 24 | | | |
| RA5 | | | | I/O | TTL | Digital I/O. |
| $\frac{AN4}{DD}$ | | | | | Analog | Analog input 4. |
| | | | | | 11L Angleg | SPI slave select input. |
| | | | | 1 | Analog | |
| RA6 | | | | | | See the OSC2/CLKO/RA6 pin. |
| RA7 | | | | | | See the OSC1/CLKI/RA7 pin. |
| Legend: TTL = TTL | compat | ible inpu | ut | | С | MOS = CMOS compatible input or output |
| ST = Schr | nitt Trig | ger inpu | it with Cl | MOS le | vels l | = Input |
| O = Outp | out | | | | P | P = Power |

| TABLE 1-3: | PIC18F4585/4680 PINOUT I/O DESCRIPTIONS (CONTINUED) |) |
|------------|---|---|
| | | |

| Register | Арј | olicabl | e Devi | ces | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt |
|----------|------|---------|--------|------|------------------------------------|--|---------------------------------|
| TXB0D5 | 2585 | 2680 | 4585 | 4680 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TXB0D4 | 2585 | 2680 | 4585 | 4680 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TXB0D3 | 2585 | 2680 | 4585 | 4680 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TXB0D2 | 2585 | 2680 | 4585 | 4680 | xxxx xxxx | սսսս սսսս | uuuu uuuu |
| TXB0D1 | 2585 | 2680 | 4585 | 4680 | XXXX XXXX | นนนน นนนน | uuuu uuuu |
| | 0505 | 0000 | 4505 | 1000 | | | |

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

| | | | | | | | aaaa | aaaa | aaaa | aaaa |
|----------|------|------|------|------|------|---------|------|---------|------|------|
| TXB0D1 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB0D0 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB0DLC | 2585 | 2680 | 4585 | 4680 | -x | xxxx | -u | uuuu | -u | uuuu |
| TXB0EIDL | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | սսսս | uuuu | uuuu | uuuu |
| TXB0EIDH | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | -uuu | uuuu |
| TXB0SIDL | 2585 | 2680 | 4585 | 4680 | xxx- | x-xx | uuu- | u-uu | uuu- | u-uu |
| TXB0SIDH | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB0CON | 2585 | 2680 | 4585 | 4680 | 0000 | 0 - 0 0 | 0000 | 0 - 0 0 | uuuu | u-uu |
| TXB1D7 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1D6 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1D5 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1D4 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1D3 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1D2 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1D1 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1D0 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1DLC | 2585 | 2680 | 4585 | 4680 | -x | xxxx | -u | uuuu | -u | uuuu |
| TXB1EIDL | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1EIDH | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | uuuu | uuuu |
| TXB1SIDL | 2585 | 2680 | 4585 | 4680 | xxx- | x-xx | uuu- | u-uu | uuu- | uu-u |
| TXB1SIDH | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | -uuu | uuuu |
| TXB1CON | 2585 | 2680 | 4585 | 4680 | 0000 | 0 - 0 0 | 0000 | 0 - 0 0 | uuuu | u-uu |
| TXB2D7 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | 0uuu | uuuu |
| TXB2D6 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | 0uuu | uuuu |
| TXB2D5 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | 0uuu | uuuu |
| TXB2D4 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | 0uuu | uuuu |
| TXB2D3 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | 0uuu | uuuu |
| TXB2D2 | 2585 | 2680 | 4585 | 4680 | xxxx | xxxx | uuuu | uuuu | 0uuu | uuuu |
| | | | | | | | | | | |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6: This register reads all '0's until the ECAN[™] technology is set up in Mode 1 or Mode 2.

5.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower half of Access RAM (00h to 7Fh) is mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank**"). An example of Access Bank remapping in this addressing mode is shown in Figure 5-9. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard indirect addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use direct addressing and the normal Access Bank map.

5.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct addressing using the BSR to select the data memory bank operates in the same manner as previously described.

FIGURE 5-9: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



9.0 INTERRUPTS

The PIC18F2585/2680/4585/4680 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/ disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

| REGISTER 9-12: | IPR3: PEI | RIPHERAI | _ INTERR | UPT PRIC | RITY REG | ISTER 3 | | |
|----------------|---------------------------|--|-----------------------------------|----------------|---------------------------|-----------------------|--------|----------|
| Mada 0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| Mode U | IRXIP | WAKIP | ERRIP | TXB2IP | TXB1IP ⁽¹⁾ | TXB0IP ⁽¹⁾ | RXB1IP | RXB0IP |
| Mode 1 2 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| mode 1, 2 | IRXIP | WAKIP | ERRIP | TXBnIP | TXB1IP ⁽¹⁾ | TXB0IP ⁽¹⁾ | RXBnIP | FIFOWMIP |
| | bit 7 | | | | | | | bit 0 |
| bit 7 | | N Involid D | | ana Into | rupt Briarity | hi+ | | |
| Dit 7 | 1 = High p 0 = Low p | priority riority | | ssaye me | ταρι Εποπιγ | DIL | | |
| bit 6 | WAKIP: C | AN bus Act | ivity Wake- | up Interrup | Priority bit | | | |
| | 1 = High p 0 = Low p | priority riority | | | - | | | |
| bit 5 | ERRIP: CA | AN bus Erro | or Interrupt | Priority bit | | | | |
| | 1 = High p 0 = Low p | priority riority | | | | | | |
| bit 4 | When CAN | <u>N is in Mode</u> | <u>e 0:</u> bit Buffor 2 | Interrunt Pr | iority bit | | | |
| | 1 = High p | priority | in Duner 2 | menuprii | | | | |
| | 0 = Low pr | riority | | | | | | |
| | When CAN | <u>N is in Mode</u> CAN Transm | <u>e 1 or 2:</u> hit Buffer In | terrunt Prio | rity bit | | | |
| | 1 = High p | priority | In Ballor III | ton april no | | | | |
| | 0 = Low pr | riority | | | (4) | | | |
| bit 3 | TXB1IP: (| CAN Transm | nit Buffer 1 | Interrupt Pr | iority bit ⁽¹⁾ | | | |
| | 0 = Low pi | riority | | | | | | |
| bit 2 | TXB0IP: C | CAN Transm | nit Buffer 0 | Interrupt Pr | iority bit ⁽¹⁾ | | | |
| | 1 = High p | priority | | | | | | |
| bit 1 | | N is in Mode | <u>, 0.</u> | | | | | |
| bit i | RXB1IP: (| CAN Receiv | e Buffer 1 I | Interrupt Pri | ority bit | | | |
| | 1 = High p | priority | | | | | | |
| | When CAN | N is in Mode | e 1 or 2: | | | | | |
| | RXBnIP: (| CAN Receiv | e Buffer In | terrupts Prie | ority bit | | | |
| | 1 = High p 0 = 1 ow p | priority riority | | | | | | |
| bit 0 | When CAN | <u>N is in Mode</u> | <u>e 0:</u> No Buffer 0 I | Interrunt Pri | ority bit | | | |
| | 1 = High p 0 = Low p | priority riority | e Builer e l | | only bit | | | |
| | When CAN | N is in Mode nented: Rea | <u>e 1:</u> ad as '0' | | | | | |
| | When CAN | <u>N is in Mode</u> P: FIFO Wa | <u>e 2:</u> termark Int | errupt Prior | ity bit | | | |
| | 1 = High p | priority | | | | | | |
| | v = Low p | | | | | | | |
| | Note 1: | In CAN M | ode 1 and 2 | 2, this bit is | torced to '0'. | | | |
| | Laganda | | | | | | | |

| Legena: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented I | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

NOTES:

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------------------------|---|------------------------|---------------------|---------------------|-----------------------|---------------------|-----------------------|------------------------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 49 |
| RCON | IPEN | SBOREN | — | RI | TO | PD | POR | BOR | 50 |
| IPR1 | PSPIP | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 52 |
| PIR1 | PSPIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 52 |
| PIE1 | PSPIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 52 |
| IPR2 | OSCFIP | CMIP ⁽³⁾ | _ | EEIP | BCLIP | HLVDIP | TMR3IP | ECCP1IP(3) | 51 |
| PIR2 | OSCFIF | CMIF ⁽³⁾ | — | EEIF | BCLIF | HLVDIF | TMR3IF | ECCP1IF ⁽³⁾ | 51 |
| PIE2 | OSCFIE | CMIE ⁽³⁾ | — | EEIE | BCLIE | HLVDIE | TMR3IE | ECCP1IE ⁽³⁾ | 52 |
| TRISB | PORTB Dat | a Direction R | egister | | | | | | 52 |
| TRISC | PORTC Dat | ta Direction R | egister | | | | | | 52 |
| TRISD ⁽¹⁾ | PORTD Dat | ta Direction R | egister | | | | | | 52 |
| TMR1L | Holding Reg | gister for the L | _east Signific | cant Byte of t | the 16-bit TN | IR1 Registe | r | | 50 |
| TMR1H | Holding Reg | gister for the N | Most Signific | ant Byte of tl | he 16-bit TM | R1 Register | | | 50 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 50 |
| TMR2 | Timer2 Mod | lule Register | | | | | | | 50 |
| T2CON | _ | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 50 |
| PR2 | Timer2 Peri | od Register | | | | | | | 50 |
| TMR3L | Holding Reg | gister for the L | _east Signific | cant Byte of | the 16-bit TN | IR3 Registe | r | | 51 |
| TMR3H | Holding Reg | gister for the N | Most Signific | ant Byte of tl | he 16-bit TM | R3 Register | | | 51 |
| T3CON | RD16 | T3ECCP1 ⁽¹⁾ | T3CKPS1 | T3CKPS0 | T3CCP1 ⁽¹⁾ | T3SYNC | TMR3CS | TMR3ON | 51 |
| ECCPR1L ⁽²⁾ | Enhanced C | Capture/Comp | are/PWM R | egister 1 (LS | B) | | | | 51 |
| ECCPR1H ⁽²⁾ | Enhanced Capture/Compare/PWM Register 1 (MSB) | | | | | | | | |
| ECCP1CON ⁽²⁾ | EPWM1M1 | EPWM1M0 | EDC1B1 | EDC1B0 | ECCP1M3 | ECCP1M2 | ECCP1M1 | ECCP1M0 | 51 |
| ECCP1AS ⁽²⁾ | ECCPASE | ECCPAS2 | ECCPAS1 | ECCPAS0 | PSSAC1 | PSSAC0 | PSSBD1 ⁽²⁾ | PSSBD0 ⁽²⁾ | 51 |
| ECCP1DEL ⁽²⁾ | PRSEN | PDC6 ⁽²⁾ | PDC5 ⁽²⁾ | PDC4 ⁽²⁾ | PDC3 ⁽²⁾ | PDC2 ⁽²⁾ | PDC1 ⁽²⁾ | PDC0 ⁽²⁾ | 51 |

TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP1 operation.

Note 1: These bits are available on PIC18F4X8X devices only.

2: These bits or registers are unimplemented in PIC18F2X8X devices; always maintain these bit clear.

3: These bits are available on PIC18F4X8X and reserved on PIC18F2X8X devices.

| | | | | | SYNC | = 0, BRGH | i = 0, BRG | i 16 = 1 | | | | |
|-------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--------------------------|-----------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD | Fosc | = 40.00 |) MHz | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | 0.300 | 0.00 | 8332 | 0.300 | 0.02 | 4165 | 0.300 | 0.02 | 2082 | 300 | -0.04 | 1665 |
| 1.2 | 1.200 | 0.02 | 2082 | 1.200 | -0.03 | 1041 | 1.200 | -0.03 | 520 | 1201 | -0.16 | 415 |
| 2.4 | 2.402 | 0.06 | 1040 | 2.399 | -0.03 | 520 | 2.404 | 0.16 | 259 | 2403 | -0.16 | 207 |
| 9.6 | 9.615 | 0.16 | 259 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9615 | -0.16 | 51 |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19230 | -0.16 | 25 |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55555 | 3.55 | 8 |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | _ | — | _ |

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

| | | | S | YNC = 0, E | BRGH = (|), BRG16 = | 1 | | |
|-------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fos | c = 1.000 | MHz |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | 0.300 | 0.04 | 832 | 300 | -0.16 | 415 | 300 | -0.16 | 207 |
| 1.2 | 1.202 | 0.16 | 207 | 1201 | -0.16 | 103 | 1201 | -0.16 | 51 |
| 2.4 | 2.404 | 0.16 | 103 | 2403 | -0.16 | 51 | 2403 | -0.16 | 25 |
| 9.6 | 9.615 | 0.16 | 25 | 9615 | -0.16 | 12 | — | — | — |
| 19.2 | 19.231 | 0.16 | 12 | — | — | — | — | — | — |
| 57.6 | 62.500 | 8.51 | 3 | — | — | — | — | — | — |
| 115.2 | 125.000 | 8.51 | 1 | _ | — | — | _ | — | — |

| | | | | SYNC = 0 | , BRGH : | = 1, BRG16 | = 1 or SY | NC = 1, | BRG16 = 1 | | | |
|-------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD | Fosc | = 40.000 |) MHz | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | 0.300 | 0.00 | 33332 | 0.300 | 0.00 | 16665 | 0.300 | 0.00 | 8332 | 300 | -0.01 | 6665 |
| 1.2 | 1.200 | 0.00 | 8332 | 1.200 | 0.02 | 4165 | 1.200 | 0.02 | 2082 | 1200 | -0.04 | 1665 |
| 2.4 | 2.400 | 0.02 | 4165 | 2.400 | 0.02 | 2082 | 2.402 | 0.06 | 1040 | 2400 | -0.04 | 832 |
| 9.6 | 9.606 | 0.06 | 1040 | 9.596 | -0.03 | 520 | 9.615 | 0.16 | 259 | 9615 | -0.16 | 207 |
| 19.2 | 19.193 | -0.03 | 520 | 19.231 | 0.16 | 259 | 19.231 | 0.16 | 129 | 19230 | -0.16 | 103 |
| 57.6 | 57.803 | 0.35 | 172 | 57.471 | -0.22 | 86 | 58.140 | 0.94 | 42 | 57142 | 0.79 | 34 |
| 115.2 | 114.943 | -0.22 | 86 | 116.279 | 0.94 | 42 | 113.636 | -1.36 | 21 | 117647 | -2.12 | 16 |

| | | SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1 | | | | | | | | | |
|-------|-----------------------|--|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|
| BAUD | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | | |
| 0.3 | 0.300 | 0.01 | 3332 | 300 | -0.04 | 1665 | 300 | -0.04 | 832 | | |
| 1.2 | 1.200 | 0.04 | 832 | 1201 | -0.16 | 415 | 1201 | -0.16 | 207 | | |
| 2.4 | 2.404 | 0.16 | 415 | 2403 | -0.16 | 207 | 2403 | -0.16 | 103 | | |
| 9.6 | 9.615 | 0.16 | 103 | 9615 | -0.16 | 51 | 9615 | -0.16 | 25 | | |
| 19.2 | 19.231 | 0.16 | 51 | 19230 | -0.16 | 25 | 19230 | -0.16 | 12 | | |
| 57.6 | 58.824 | 2.12 | 16 | 55555 | 3.55 | 8 | — | — | — | | |
| 115.2 | 111.111 | -3.55 | 8 | | _ | — | | _ | | | |

© 2007 Microchip Technology Inc.

18.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.



18.2.5 BREAK CHARACTER SEQUENCE

The Enhanced EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

18.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 18.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.

FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE



18.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

18.4.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|---|--------------|--------|--------|-------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 49 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 52 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 52 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 52 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 51 |
| TXREG | EUSART T | ransmit Regi | ister | | | | | | 51 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 51 |
| BAUDCON | ABDOVF | RCIDL | _ | SCKP | BRG16 | — | WUE | ABDEN | 51 |
| SPBRGH | H EUSART Baud Rate Generator Register High Byte | | | | | | | 51 | |
| SPBRG | RG EUSART Baud Rate Generator Register Low Byte | | | | | | | 51 | |

TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Reserved in PIC18F2X8X devices; always maintain these bits clear.

| 51LH 19-5. | ADCONZ. | A/D CONT | NOL NLG | | | | | |
|------------|------------------------------|--|---|---|---------------------------------|-------------------------------|----------------------|----------------------------|
| | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | ADFM | | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | ADFM: A/D | OResult For | mat Select k | pit | | | | |
| | 1 = Right ju 0 = Left jus | ustified stified | | | | | | |
| bit 6 | Unimplem | ented: Read | d as '0' | | | | | |
| bit 5-3 | ACQT2:AC | CQTO: A/D A | cquisition T | ime Select b | oits | | | |
| | 111 = 20 T | AD | | | | | | |
| | 110 = 16 T | AD | | | | | | |
| | 101 = 12 T | AD | | | | | | |
| | 100 = 8 IA | D | | | | | | |
| | 011 = 6 IA 010 = 4 Ta | ט ח | | | | | | |
| | 010 = 4 TA | D | | | | | | |
| | 000 = 0 TA | (1) | | | | | | |
| bit 2-0 | ADCS2:AD | DCS0: A/D C | onversion (| Clock Select | bits | | | |
| | 111 = FRC | (clock derive | ed from A/D | RC oscillate | or) ⁽¹⁾ | | | |
| | 110 = Fos | c/64 | | | | | | |
| | 101 = Fost | c/16 | | | | | | |
| | 100 = FOS(| C/4 (alaak dariw | od from A/D | PC oppillate | -r)(1) | | | |
| | 011 = FRC | | eu nom A/D | |)()() | | | |
| | 0.01 = Fost | c/8 | | | | | | |
| | 000 = Fos | c/2 | | | | | | |
| | Note 1: | If the A/D I added befo before start | FRC clock so re the A/D c ing a conve | ource is sele lock starts. T rsion. | ected, a dela This allows th | ay of one Tone Tone SLEEP ins | CY (instruction to b | on cycle) is e executed |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

EXAMPLE 23-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS (CONTINUED)

| ErrorInter | rupt | |
|------------|---------------------------|--|
| BCF | PIR3, ERRIF | ; Clear the interrupt flag |
| | | ; Handle error. |
| RETFIE | | |
| TXB2Interr | rupt | |
| BCF | PIR3, TXB2IF | ; Clear the interrupt flag |
| GOTO | AccessBuffer | |
| TXB1Interr | rupt | |
| BCF | PIR3, TXB1IF | ; Clear the interrupt flag |
| GOTO | AccessBuffer | |
| TXB0Interr | rupt | |
| BCF | PIR3, TXB0IF | ; Clear the interrupt flag |
| GOTO | AccessBuffer | |
| RXB1Interr | rupt | |
| BCF | PIR3, RXB1IF | ; Clear the interrupt flag |
| GOTO | Accessbuffer | |
| RXB0Interr | rupt | |
| BCF | PIR3, RXB0IF | ; Clear the interrupt flag |
| GOTO | AccessBuffer | |
| AccessBuff | er | ; This is either TX or RX interrupt |
| ; Copy | CANSTAT.ICODE bits to CA | ANCON.WIN bits |
| MOVF | TempCANCON, W | ; Clear CANCON.WIN bits before copying |
| | | ; new ones. |
| ANDLW | B'11110001' | ; Use previously saved CANCON value to |
| | | ; make sure same value. |
| MOVWF | TempCANCON | ; Copy masked value back to TempCANCON |
| MOVF | TempCANSTAT, W | ; Retrieve ICODE bits |
| ANDLW | B'00001110' | ; Use previously saved CANSTAT value |
| | | ; to make sure same value. |
| IORWF | TempCANCON | ; Copy ICODE bits to WIN bits. |
| MOVFF | TempCANCON, CANCON | ; Copy the result to actual CANCON |
| ; Acce | ss current buffer | |
| ; User | code | |
| ; Rest | ore CANCON.WIN bits | |
| MOVF | CANCON, W | ; Preserve current non WIN bits |
| ANDLW | B'11110001' | |
| IORWF | 'I'empCANCON | ; Restore original WIN bits |
| ; Do n | ot need to restore CANSTA | AT - it is read-only register. |
| ; Retu | rn from interrupt or cheo | ck for another module interrupt source |
| 1 | | |

DEDICATED CAN TRANSMIT 23.2.2 **BUFFER REGISTERS**

This section describes the dedicated CAN Transmit Buffer registers and their associated control registers.

| EGISTER 23 | -5: TXBn | CON: TRA | NSMIT BUP | FER n CO | NTROL RE | GISTERS [| 0 ≤ n ≤ 2] | |
|------------|------------------------------|----------------------------------|-----------------------------------|---------------------------------|--------------------------------|-------------------------|-----------------------|-----------------------|
| Mode 0 | R/C-0 | R-0 | R-0 | R-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| Mode u | TXBIF | TXABT ⁽¹⁾ | TXLARB ⁽¹⁾ | TXERR ⁽¹⁾ | TXREQ ⁽²⁾ | _ | TXPRI1 ⁽³⁾ | TXPRI0 ⁽³⁾ |
| | | PO | PO | ٦O | DM/ 0 | 11.0 | | D/W/ 0 |
| Mode 1, 2 | | | | | | 0-0 | | |
| | bit 7 | INADI | INLAND | | TAILO | | | bit 0 |
| | | | | | | | | Sit 0 |
| bit 7 | TXBIF: Tra | nsmit Buffer | Interrupt Flag | g bit | | | | |
| | 1 = Transm | nit buffer has | completed tr | ansmission o | of message a | nd may be re | eloaded | |
| | 0 = Iransm | it buffer has | not complete | d transmissi | on of a mess | age | | |
| DIT 6 | | ansmission A | borted Statu | S DIT | | | | |
| | 1 = Messau0 = Messau | ge was about | ported | | | | | |
| bit 5 | TXLARB: | , Fransmission | Lost Arbitrat | tion Status bi | _t (1) | | | |
| | 1 = Messa | ge lost arbitra | ation while be | eing sent | | | | |
| | 0 = Messa | ge did not los | e arbitration | while being | sent | | | |
| bit 4 | TXERR: Tr | ansmission E | Error Detecte | d Status bit(|) | | | |
| | 1 = A bus $e0 = A$ bus e | error occurre | d while the m occur while th | iessage was ne message v | being sent was being se | nt | | |
| bit 3 | TXREQ: Tr | ansmit Requ | est Status bi | t(2) | | | | |
| | 1 = Reques 0 = Automa | sts sending a atically cleare | message. C d when the r | lears the TX message is s | ABT, TXLARE | 3 and TXER ent | R bits. | |
| bit 2 | Unimplem | ented: Read | as '0' | | | | | |
| bit 1-0 | TXPRI1:TX | (PRI0: Trans | mit Priority bi | its ⁽³⁾ | | | | |
| | 11 = Priorit | y Level 3 (hi | ghest priority |) | | | | |
| | 10 = Priorit 01 = Priorit | y Level 2 v Level 1 | | | | | | |
| | 00 = Priorit | y Level 0 (lov | west priority) | | | | | |
| | Note 1: | This bit is au | utomatically o | cleared when | TXREQ is se | et. | | |
| | 2: | While TXRE software wh | EQ is set, Tr ile the bit is s | ransmit Buffe set will reque | er registers r st a message | emain read- e abort. | only. Clearin | g this bit in |
| | 3: | These bits d the CAN me | efine the ord essage identi | er in which tr fier. | ansmit buffer | s will be tran | sferred. They | do not alter |
| | Lonord | | | | | | | |
| | C = Clearal | ble bit F | R = Readable | ebit W⊨V | Vritable bit | U = Unim | olemented bit | t, read as '0' |

R

-n = Value at POR

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

23.9.2 TIME QUANTA

As already mentioned, the Time Quanta is a fixed unit derived from the oscillator period and baud rate prescaler. Its relationship to TBIT and the Nominal Bit Rate is shown in Example 23-6.

EXAMPLE 23-6: CALCULATING TQ, NOMINAL BIT RATE AND NOMINAL BIT TIME

 $TQ (\mu s) = (2 * (BRP + 1))/FOSC (MHz)$

TBIT $(\mu s) = TQ (\mu s) *$ number of TQ per bit interval

Nominal Bit Rate (bits/s) = 1/TBIT

This frequency (Fosc) refers to the effective frequency used. If, for example, a 10 MHz external signal is used along with a PLL, then the effective frequency will be 4 x 10 MHz which equals 40 MHz.

CASE 1:

For Fosc = 16 MHz, BRP<5:0> = 00h and Nominal Bit Time = 8 To:

Tq = $(2 * 1)/16 = 0.125 \ \mu s \ (125 \ ns)$ TBIT = $8 * 0.125 = 1 \ \mu s \ (10^{-6} s)$ Nominal Bit Rate = $1/10^{-6} = 10^{6} \ \text{bits/s} \ (1 \ \text{Mb/s})$

CASE 2:

For Fosc = 20 MHz, BRP<5:0> = 01h and Nominal Bit Time = 8 TQ: $TQ = (2 * 2)/20 = 0.2 \ \mu s \ (200 \ ns)$ TBIT = 8 * 0.2 = 1.6 \ \mu s \ (1.6 * 10⁻⁶s) Nominal Bit Rate = 1/1.6 * 10⁻⁶s = 625,000 bits/s (625 Kb/s)

CASE 3:

For FOSC = 25 MHz, BRP<5:0> = 3Fh and Nominal Bit Time = 25 TQ: $TQ = (2 * 64)/25 = 5.12 \ \mu s$ $TBIT = 25 * 5.12 = 128 \ \mu s (1.28 * 10^{-4} s)$ Nominal Bit Rate = 1/1.28 * 10⁻⁴ = 7813 bits/s (7.8 Kb/s)

The frequencies of the oscillators in the different nodes must be coordinated in order to provide a system wide specified nominal bit time. This means that all oscillators must have a Tosc that is an integral divisor of To. It should also be noted that although the number of To is programmable from 4 to 25, the usable minimum is 8 To. There is no assurance that a bit time of less than 8 To in length will operate correctly.

23.9.3 SYNCHRONIZATION SEGMENT

This part of the bit time is used to synchronize the various CAN nodes on the bus. The edge of the input signal is expected to occur during the sync segment. The duration is 1 Tq.

23.9.4 PROPAGATION SEGMENT

This part of the bit time is used to compensate for physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The length of the Propagation Segment can be programmed from 1 TQ to 8 TQ by setting the PRSEG2:PRSEG0 bits.

23.9.5 PHASE BUFFER SEGMENTS

The phase buffer segments are used to optimally locate the sampling point of the received bit within the nominal bit time. The sampling point occurs between Phase Segment 1 and Phase Segment 2. These segments can be lengthened or shortened by the resynchronization process. The end of Phase Segment 1 determines the sampling point within a bit time. Phase Segment 1 is programmable from 1 To to 8 To in duration. Phase Segment 2 provides delay before the next transmitted data transition and is also programmable from 1 TQ to 8 TQ in duration. However, due to IPT requirements, the actual minimum length of Phase Segment 2 is 2 To, or it may be defined to be equal to the greater of Phase Segment 1 or the Information Processing Time (IPT). The sampling point should be as late as possible or approximately 80% of the bit time.

23.9.6 SAMPLE POINT

The sample point is the point of time at which the bus level is read and the value of the received bit is determined. The sampling point occurs at the end of Phase Segment 1. If the bit timing is slow and contains many To, it is possible to specify multiple sampling of the bus line at the sample point. The value of the received bit is determined to be the value of the majority decision of three values. The three samples are taken at the sample point and twice before, with a time of To/2 between each sample.

23.9.7 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time segment starting at the sample point that is reserved for calculation of the subsequent bit level. The CAN specification defines this time to be less than or equal to 2 TQ. The PIC18F2585/2680/4585/4680 devices define this time to be 2 TQ. Thus, Phase Segment 2 must be at least 2 TQ long.

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2585/2680/4585/4680 (Industrial) PIC18LF2585/2680/4585/4680 (Industrial) (Continued)

| PIC18LF (Indus | 2585/2680/4585/4680 strial) | Standar Operatin | d Opera g tempe | ting Co i rature | inditions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | |
|-------------------|---|----------------------------|---------------------------|----------------------------|---|--|----------------|--|--|
| PIC18F2 | 585/2680/4585/4680 strial, Extended) | Standar Operatin | d Opera g tempe | ting Cor rature | nditions (unless -40°C ≤ Ta ≤ -40°C ≤ Ta ≤ | otherwise stated) +85°C for industri +125°C for extend | al Jed | | |
| Param No. | Device | Тур | Max | Units | | Condit | ions | | |
| | Supply Current (IDD) ^(2,3) | | | | | | | | |
| | PIC18LFX585/X680 | 410.00 | 550.00 | μA | -40°C | | | | |
| | | 420.00 | 550.00 | μA | +25°C | VDD = 2.0V | | | |
| | | 420.00 | 550.00 | μA | +85°C | | | | |
| | PIC18LFX585/X680 | 0.87 | 0.88 | mA | -40°C | Vdd = 3.0V | | | |
| | | 0.77 | 0.88 | mA | +25°C | | FOSC = 1 MHZ | | |
| | | 0.72 | 0.88 | mA | +85°C | | EC oscillator) | | |
| | All devices | 1.90 | 3.00 | mA | -40°C | | , | | |
| | | 1.60 | 3.00 | mA | +25°C | Vpp – 5 0V | | | |
| | | 1.50 | 3.00 | mA | +85°C | 100 - 0.01 | | | |
| | PIC18FX585/X680 | 1.50 | 3.30 | mA | +125°C | | | | |
| | PIC18LFX585/X680 | 1.40 | 2.20 | mA | -40°C | | | | |
| | | 1.40 | 2.20 | mA | +25°C | VDD = 2.0V | | | |
| | | 1.40 | 2.20 | mA | +85°C | | | | |
| | PIC18LFX585/X680 | 2.30 | 3.30 | mA | -40°C | | | | |
| | | 2.30 | 3.30 | mA | +25°C | VDD = 3.0V | FOSC = 4 MHZ | | |
| | | 2.30 | 3.30 | mA | +85°C | | EC oscillator) | | |
| | All devices | 4.50 | 6.60 | mA | -40°C | | , | | |
| | | | 6.60 | mA | +25°C | Vpp – 5 0V | | | |
| | | 4.30 | 6.60 | mA | +85°C | VDD - 0.0V | | | |
| | PIC18FX585/X680 | 5.00 | 7.70 | mA | +125°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|--------------|---------------------|-------------------------------|-----|------|-----|-------|--------------|
| F10 | Fosc | Oscillator Frequency Range | 4 | — | 10 | MHz | HS mode only |
| F11 | Fsys | On-Chip VCO System Frequency | 16 | — | 40 | MHz | HS mode only |
| F12 | t _{rc} | PLL Start-up Time (Lock Time) | | — | 2 | ms | |
| F13 | ΔCLK | CLKO Stability (Jitter) | -2 | — | +2 | % | |

TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F2585/2680/4585/4680 (INDUSTRIAL) PIC18LF2585/2680/4585/4680 (INDUSTRIAL)

| PIC18LI (Indu | F2585/2680/4585/4680 ustrial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|------------------|---|--|---|----------|----------|---------------------|-----------------------------|--|--|
| PIC18F2 (Indu | 2 585/2680/4585/4680 ustrial) | Standar Operatin | tandard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial | | | | | | |
| Param No. | Device | Min | Тур | Мах | Units | Conditions | | | |
| | INTOSC Accuracy @ I | Freq = 8 l | MHz, 4 M | /Hz, 2 N | IHz, 1 N | IHz, 500 kHz, 250 k | kHz, 125 kHz ⁽¹⁾ | | |
| | PIC18LFX585/X680 | -2 | +/-1 | 2 | % | +25°C | VDD = 2.7-3.3V | | |
| | | -5 | | 5 | % | -10°C to +85°C | VDD = 2.7-3.3V | | |
| | | -10 | +/-1 | 10 | % | -40°C to +85°C | VDD = 2.7-3.3V | | |
| | PIC18FX585/X680 | -2 | +/-1 | 2 | % | +25°C | VDD = 4.5-5.5V | | |
| | | -5 | | 5 | % | -10°C to +85°C | VDD = 4.5-5.5V | | |
| | | -10 | +/-1 | 10 | % | -40°C to +85°C | VDD = 4.5-5.5V | | |
| | INTRC Accuracy @ Fr | eq = 31 k | (Hz ⁽²⁾ | | | | | | |
| | PIC18LFX585/X680 | 26.562 | _ | 35.938 | kHz | -40°C to +85°C | VDD = 2.7-3.3V | | |
| | PIC18FX585/X680 | 26.562 | — | 35.938 | kHz | -40°C to +85°C | VDD = 4.5-5.5V | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.



FIGURE 27-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 27-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions | |
|--------------|-----------------------|----------------------------------|---|-----|-------|------------|------------|
| 73 | TDIV2SCH, TDIV2SCL | Setup Time of SDI Data Input to | 100 | | ns | | |
| 74 | TscH2diL, TscL2diL | Hold Time of SDI Data Input to S | lold Time of SDI Data Input to SCK Edge | | | ns | |
| 75 | TDOR | SDO Data Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18LFXXXX | _ | 45 | ns | VDD = 2.0V |
| 76 | TDOF | SDO Data Output Fall Time | _ | — | 25 | ns | |
| 78 | TscR | SCK Output Rise Time | PIC18FXXXX | _ | 25 | ns | |
| | | | PIC18LFXXXX | _ | 45 | ns | VDD = 2.0V |
| 79 | TscF | SCK Output Fall Time | out Fall Time | | 25 | ns | |
| 80 | TscH2doV, | SDO Data Output Valid after | t Valid after PIC18FXXXX | | 50 | ns | |
| | TscL2doV | SCK Edge | PIC18LFXXXX | _ | 100 | ns | VDD = 2.0V |

| Example Frequencies/Resolutions | |
|--------------------------------------|-----|
| Full-Bridge Application Example | |
| Full-Bridge Mode | 179 |
| Half-Bridge Mode | |
| Half-Bridge Output Mode Applications | |
| Example | |
| Output Configurations | |
| Output Relationships (Active-High) | |
| Output Relationships (Active-Low) | |
| Period | |
| Programmable Dead-Band Delay | |
| Setup | |
| Start-up Considerations | |
| TMR2 to PR2 Match | |
| | |

Q

R

| RAM. See Data Memory. | |
|---|-------|
| RC Oscillator | 25 |
| RCIO Oscillator Mode | 25 |
| RC_IDLE Mode | |
| RC_RUN Mode | 35 |
| | |
| RCON Register | |
| Bit Status During Initialization | |
| Beader Besponse | 477 |
| Begister File | 69 |
| Register File Summary | 76-86 |
| Benisters | |
| ADCONO (A/D Control 0) | 247 |
| | 240 |
| ADCONI (A/D Control 0) | |
| ADCON2 (A/D CONTO 2) | |
| BAUDCON (Baud Rate Control) | 230 |
| BIEU (Buffer Interrupt Enable 0) | |
| BnCON (TX/RX Buffer n Control, | |
| Receive Mode) | |
| BnCON (TX/RX Buffer n Control, | |
| Transmit Mode) | |
| BnDLC (TX/RX Buffer n Data Length Code | |
| in Receive Mode) | 300 |
| BnDLC (TX/RX Buffer n Data Length Code | |
| in Transmit Mode) | |
| BnDm (TX/RX Buffer n Data Field Byte m | |
| in Receive Mode) | |
| BnDm (TX/RX Buffer n Data Field Byte m | |
| in Transmit Mode) | |
| BnEIDH (TX/RX Buffer n Extended Identifier, | |
| High Byte in Receive Mode) | |
| BnEIDH (TX/RX Buffer n Extended Identifier, | |
| High Byte in Transmit Mode) | |
| BnEIDL (TX/RX Buffer n Extended Identifier, | |
| Low Byte in Receive Mode) | |
| BnEIDL (TX/RX Buffer n Extended Identifier. | |
| Low Byte in Transmit Mode) | |
| BnSIDH (TX/BX Buffer n Standard Identifier. | |
| High Byte in Receive Mode) | 296 |
| BnSIDH (TX/BX Buffer n Standard Identifier | |
| High Byte in Transmit Mode) | 296 |
| BnSIDL (TX/BX Buffer n Standard Identifier | 200 |
| Low Byte in Receive Mede) | 207 |
| BoSIDI (TV/DV Buffer o Standard Identifier | |
| | 207 |
| LOW Dyte III Transmit Mode) | |
| BRGCOND (Baud Rate Control I) | |
| | |
| | |

| BRGCON3 (Baud Rate Control 3) | 313 |
|--|--|
| BSEL0 (Buffer Select 0) | 301 |
| CANCON (CAN Control) | 276 |
| CANSTAT (CAN Status) | 277 |
| CCP1CON (Capture/Compare/PWM Control) | 163 |
| CIOCON (CAN I/O Control) | 314 |
| CMCON (Comparator Control) | 257 |
| COMSTAT (CAN Communication Status) | 281 |
| CONFIG1H (Configuration 1 High) | 344 |
| CONFIG2H (Configuration 2 High) | 346 |
| CONFIG2L (Configuration 2 Low) | 345 |
| CONFIG3H (Configuration 3 High) | 347 |
| CONFIG4L (Configuration 4 Low) | 347 |
| CONFIG5H (Configuration 5 High) | 348 |
| CONFIG5L (Configuration 5 Low) | 348 |
| CONFIG6H (Configuration 6 High) | 349 |
| CONFIG6L (Configuration 6 Low) | 349 |
| CONFIG7H (Configuration 7 High) | 350 |
| CONFIG7L (Configuration 7 Low) | 350 |
| CVRCON (Comparator Voltage | |
| Beference Control) | 263 |
| Device ID Begister 1 | 351 |
| Device ID Register 2 | 351 |
| ECANCON (Enhanced CAN Control) | 280 |
| ECCP1AS (ECCP1 Auto-Shutdown Control) | 183 |
| ECCP1CON (Enhanced | 100 |
| Conturo/Compare/PW/M Control) | 172 |
| ECCB1DEL (DW/M Configuration) | 100 |
| ECCFIDEL (FWM Configuration) | 102 |
| EECONT (Data EEPROM Control T) | 100 |
| | 207 |
| | 115 |
| IN ICON2 (Interrupt Control 2) | 110 |
| INITCONI2 (Interrupt Control 2) | 447 |
| INTCON3 (Interrupt Control 3) | 117 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) | 117 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) | 117 124 125 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) | 117 124 125 317 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) | 117 124 125 317 307 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) | 117 124 125 317 307 308 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) | 117 124 125 317 307 308 309 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) | 117 124 125 317 307 308 309 310 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) | 117 124 125 317 307 308 309 310 30 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) | 117 124 125 317 307 308 309 310 30 27 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) | 117 124 125 317 307 308 309 310 30 27 121 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) | 117 124 125 317 307 308 309 310 30 27 121 122 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) | 117 124 125 317 307 308 309 310 30 27 121 122 316 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3)126, MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) | 117 124 125 317 307 308 309 310 30 27 121 122 316 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3)126, MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3)126, MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) | 117 124 125 317 308 309 310 30 27 121 122 316 118 119 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt | 117 124 125 317 308 309 310 30 27 121 122 316 118 119 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3)126, MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) 42, | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 127 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt PIR3 (Peripheral Int | 117 124 125 317 307 308 309 310 27 121 122 316 118 119 315 127 229 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 127 229 287 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 127 229 287 289 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n | 117 124 125 317 307 308 309 310 30 121 122 316 118 119 315 127 229 287 289 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3)126, MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3)123, PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 127 229 287 289 292 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer 1 Control) RXBnDLC (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 127 229 287 289 292 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer n Data Length Code) RXBnDm (Receive Buffer n Data Field Byte m) | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 127 229 287 289 292 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer n Data Length Code) RXBnDLC (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended | 117 124 125 317 307 308 309 310 30 27 121 122 316 118 119 315 127 229 287 289 292 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) 20, RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer n Data Length Code) RXBnDIC (Receive Buffer n Data Field Byte m) RXBnEIDH (Receive Buffer n Extended Identifier, High Byte) | 117 124 125 317 307 308 309 310 27 121 122 316 118 119 315 127 229 287 289 292 292 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 3) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer n Data Length Code) RXBnEIDH (Receive Buffer n Extended Identifier, High Byte) RXBnEIDL (Receive Buffer n Extended | 117 124 125 317 307 308 309 310 27 121 122 316 118 119 315 127 229 287 289 292 292 291 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer n Data Length Code) RXBnEIDH (Receive Buffer n Extended Identifier, High Byte) RXBnEIDL (Receive Buffer n Extended Identifier, Low Byte) NESTA (Peripheral Priority 2) RXBnEIDL (Receive Buffer n Extended Identifier, Low Byte) | 117 124 125 317 307 308 309 310 27 121 122 316 118 119 315 127 229 287 289 292 292 291 291 |
| INTCON3 (Interrupt Control 3) IPR1 (Peripheral Interrupt Priority 1) IPR2 (Peripheral Interrupt Priority 2) IPR3 (Peripheral Interrupt Priority 3) MSEL0 (Mask Select 0) MSEL1 (Mask Select 1) MSEL2 (Mask Select 2) MSEL3 (Mask Select 3) OSCCON (Oscillator Control) OSCTUNE (Oscillator Tuning) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) RCON (Reset Control) RXB0CON (Receive Buffer 0 Control) RXB1CON (Receive Buffer n Data Length Code) RXBnEIDH (Receive Buffer n Extended Identifier, High Byte) RXBnSIDH (Receive Buffer n Standard | 117 124 125 317 307 308 309 310 27 121 122 316 118 119 315 127 229 287 289 292 292 291 291 |

| Timer0 and Timer1 External Clock |
|---|
| Transition for Entry to Idle Mode |
| Transition for Entry to SEC_RUN Mode |
| Transition for Entry to Sleep Mode |
| Transition for Two-speed Start-up |
| (INTOSC to HSPLL) |
| Transition for Wake from Idle to Run Mode |
| Transition for Wake from Sleep (HSPLL) |
| Transition from RC_RUN Mode to |
| PRI_RUN Mode |
| Transition from SEC_RUN Mode to |
| PRI_RUN Mode (HSPLL) |
| Transition to RC_RUN Mode |
| Timing Diagrams and Specifications |
| A/D Conversion Requirements |
| AC Characteristics |
| Internal RC Accuracy434 |
| Capture/Compare/PWM Requirements |
| CLKO and I/O Requirements435 |
| EUSART Synchronous Receive |
| Requirements448 |
| EUSART Synchronous Transmission |
| Requirements448 |
| Example SPI Mode Requirements |
| Master Mode, CKE = 0440 |
| Master Mode, CKE = 1441 |
| Slave Mode, CKE = 0 |
| Slave Mode, CKE = 1 |
| External Clock Requirements |
| High/Low-Voltage Detect Characteristics |
| I ² C Bus Data Requirements (Slave Mode) |
| Master SSP I ² C Bus Data Requirements |
| Master SSP I ² C Bus Start/Stop Bits |
| Requirements |
| Parallel Slave Port Requirements |
| (PIC18F4585/4680) |
| PLL Clock |
| Heset, watchdog Timer, Oscillator Start-up |
| Timer, Power-up Timer and Brown-out |
| Timero and Timert Euterral Olarly |
| Paguiromente |
| Requirements |

| Top-of-Stack Access | 62 |
|----------------------------------|--------------------|
| PSPMODE Bit | |
| TSTFSZ | 401 |
| Two-Speed Start-up | |
| Two-Word Instructions | |
| Example Cases | |
| TXSTA Register | |
| BRGH Bit | 231 |
| V | |
| Voltage Reference Specifications | 429 |
| W | |
| Watchdog Timer (WDT) | |
| Associated Registers | 353 |
| Control Register | 352 |
| During Oscillator Failure | 355 |
| Programming Considerations | 352 |
| WCOL | 215, 216, 217, 220 |
| WCOL Status Flag | 215, 216, 217, 220 |
| WWW Address | 476 |
| WWW, On-Line Support | 5 |
| x | |

| XORLW | 401 |
|-------|---------|
| XORWF | 402 |