

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Infrared, POR, PWM, WDT
Number of I/O	18
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-UFQFN
Supplier Device Package	20-UFQFPN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l101f1u6atr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.1 Central processing unit STM8

The 8-bit STM8 core is designed for code efficiency and performance.

It features 21 internal registers, 20 addressing modes including indexed, indirect and relative addressing, and 80 instructions.

# 3.2 Development tools

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

# 3.3 Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The Single wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

# 3.4 Interrupt controller

The STM8L101xx features a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 26 interrupt vectors with hardware priority
- Up to 29 external interrupt sources on 10 vectors
- Trap and reset interrupts.



# 3.15 USART

The USART interface (USART) allows full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

# 3.16 SPI

The serial peripheral interface (SPI) provides half/ full duplex synchronous serial communication with external devices. It can be configured as the master and in this case it provides the communication clock (SCK) to the external slave device. The interface can also operate in multi-master configuration.

# 3.17 I<sup>2</sup>C

The inter-integrated circuit (I2C) bus interface is designed to serve as an interface between the microcontroller and the serial  $I^2C$  bus. It provides multi-master capability, and controls all  $I^2C$  bus-specific sequencing, protocol, arbitration and timing. It manages standard and fast speed modes.



PC3 (HS) 🗖 1	20 🗆 PC2 (HS)
PC4 (HS) 2	19 <b>D</b> PC1
PA0 (HS) 🗖 3	18 🗆 PC0
NRST / PA1 (HS) 🗖 4	17 🗆 PB7
PA2 (HS) 🗖 5	16 D PB6 (HS)
PA3 (HS) 🗖 6	15 🗆 PB5 (HS)
V <sub>SS 27</sub>	14 🗆 PB4 (HS)
	13 🗆 PB3 (HS)
PD0 (HS) 🗖 9	12 🗆 PB2 (HS)
PB0 (HS) 🗖 10	<sup>11</sup> ⊐ PB1 (HS)

### Figure 4. 20-pin TSSOP package pinout

1. HS corresponds to 20 mA high sink/source capability.

 High sink LED driver capability available on PA0. Refer to the description of the IR\_CR register in the STM8L reference manual (RM0013).




Figure 5. Standard 28-pin UFQFPN package pinout

1. HS corresponds to 20 mA high sink/source capability.

2. High sink LED driver capability available on PA0. Refer to the description of the IR\_CR register in the STM8L reference manual (RM0013).

Note: The COMP\_REF pin is not available in this standard 28-pin UFQFPN package. It is available on Port A6 in the Figure 6: 28-pin UFQFPN package pinout for STM8L101G3U6ATR and STM8L101G2U6ATR part numbers.



	Pi	n nu	ımb	er					Input			utput		,	
standard UFQFPN20	UFQFPN20 with COMP_REF <sup>(1)</sup>	TSSOP20	standard UFQFPN28	UFQFPN28 with COMP_REF <sup>(1)</sup>	UFQFPN32 or LQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink/source	QO	ЬP	Main function (after reset)	Alternate function
-	-	-	26	26	30	PC5	I/O	Х	Х	Х	HS	Х	Х	Port C5	-
-	-	-	27	27	31	PC6	I/O	Х	Х	Х	HS	Х	Х	Port C6	-
20	20	3	28	28	32	PA0 <sup>(5)</sup> /SWIM/ BEEP/IR_TIM <sup>(6)</sup>	I/O	x	<b>X</b> <sup>(5)</sup>	x	HS <sup>(6)</sup>	x	x	Port A0	SWIM input and output /Beep output/Timer Infrared output

#### Table 4. STM8L101xx pin description (continued)

1. Please refer to the warning below.

 At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as a general purpose pin (PA1), it can be configured only as output push-pull, not neither as output opendrain nor as a general purpose input. Refer to Section *Configuring NRST/PA1 pin as general purpose output* in the STM8L reference manual (RM0013).

3. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.

4. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V<sub>DD</sub> are not implemented).

5. The PA0 pin is in input pull-up during the reset phase and after reset release.

6. High sink LED driver capability available on PA0.

Slope control of all GPIO pins can be programmed except true open drain pins and by default is limited to 2 MHz.

Warning:	For the STM8L101F1U6ATR, STM8L101F2U6ATR, STM8L101F3U6ATR, STM8L101G2U6ATR and STM8L101G3U6ATR part numbers (devices with COMP_REF
	pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 $\mu$ A) may occur during the power up and reset phase until these ports are properly configured.



# 5 Memory and register map




Figure 8. Memory map

1. *Table 5* lists the boundary addresses for each memory size. The top of the stack is at the RAM end address.

2. Refer to *Table 7* for an overview of hardware register mapping, to *Table 6* for details on I/O port hardware registers, and to *Table 8* for information on CPU/SWIM/debug module controller registers.



Table 7. General hardware register map				
Address	Block	Register label	Register name	Reset status
0x00 5050		FLASH_CR1	Flash control register 1	0x00
0x00 5051		FLASH_CR2	Flash control register 2	0x00
0x00 5052	Flash	FLASH_PUKR	Flash Program memory unprotection register	0x00
0x00 5053		FLASH_DUKR	Data EEPROM unprotection register	0x00
0x00 5054		FLASH_IAPSR	Flash in-application programming status register	0xX0
0x00 5055 to 0x00 509F		Я	Reserved area (75 bytes)	
0x00 50A0		EXTI_CR1	External interrupt control register 1	0x00
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00
0x00 50A2	ITC-EXTI	EXTI_CR3	External interrupt control register 3	0x00
0x00 50A3	IIC-EAII	EXTI_SR1	External interrupt status register 1	0x00
0x00 50A4		EXTI_SR2	External interrupt status register 2	0x00
0x00 50A5		EXTI_CONF	External interrupt port select register	0x00
0x00 50A6	WFE	WFE_CR1	WFE control register 1	0x00
0x00 50A7		WFE_CR2	WFE control register 2	0x00
0x00 50A8 to 0x00 50AF		F	Reserved area (8 bytes)	
0x00 50B0	RST	RST_CR	Reset control register	0x00
0x00 50B1	ROI	RST_SR	Reset status register	0x01
0x00 50B2 to 0x00 50BF		Я	Reserved area (14 bytes)	
0x00 50C0		CLK_CKDIVR	Clock divider register	0x03
0x00 50C1 to 0x00 50C2	CLK		Reserved area (2 bytes)	
0x00 50C3		CLK_PCKENR	Peripheral clock gating register	0x00
0x00 50C4	1		Reserved (1 byte)	
0x00 50C5	1	CLK_CCOR	Configurable clock control register	0x00
0x00 50C6 to 0x00 50DF	Reserved area (25 bytes)			

Table 7. General hardware register map



Table 7. General hardware register map (continued)					
Address	Block	Register label	Register name	Reset status	
0x00 5280		TIM3_CR1	TIM3 control register 1	0x00	
0x00 5281		TIM3_CR2	TIM3 control register 2	0x00	
0x00 5282		TIM3_SMCR	TIM3 slave mode control register	0x00	
0x00 5283			TIM3_ETR	TIM3 external trigger register	0x00
0x00 5284		TIM3_IER	TIM3 interrupt enable register	0x00	
0x00 5285		TIM3_SR1	TIM3 status register 1	0x00	
0x00 5286		TIM3_SR2	TIM3 status register 2	0x00	
0x00 5287		TIM3_EGR	TIM3 event generation register	0x00	
0x00 5288		TIM3_CCMR1	TIM3 capture/compare mode register 1	0x00	
0x00 5289		TIM3_CCMR2	TIM3 capture/compare mode register 2	0x00	
0x00 528A	ТІМЗ	TIM3_CCER1	TIM3 capture/compare enable register 1	0x00	
0x00 528B	TIMO	TIM3_CNTRH	TIM3 counter high	0x00	
0x00 528C		TIM3_CNTRL	TIM3 counter low	0x00	
0x00 528D		TIM3_PSCR	TIM3 prescaler register	0x00	
0x00 528E		TIM3_ARRH	TIM3 auto-reload register high	0xFF	
0x00 528F		TIM3_ARRL	TIM3 auto-reload register low	0xFF	
0x00 5290		TIM3_CCR1H	TIM3 capture/compare register 1 high	0x00	
0x00 5291		TIM3_CCR1L	TIM3 capture/compare register 1 low	0x00	
0x00 5292		TIM3_CCR2H	TIM3 capture/compare register 2 high	0x00	
0x00 5293		TIM3_CCR2L	TIM3 capture/compare register 2 low	0x00	
0x00 5294		TIM3_BKR	TIM3 break register	0x00	
0x00 5295		TIM3_OISR	TIM3 output idle state register	0x00	
0x00 5296 to 0x00 52DF		F	Reserved area (74 bytes)		
0x00 52E0		TIM4_CR1	TIM4 control register 1	0x00	
0x00 52E1		TIM4_CR2	TIM4 control register 2	0x00	
0x00 52E2		TIM4_SMCR	TIM4 Slave mode control register	0x00	
0x00 52E3		TIM4_IER	TIM4 interrupt enable register	0x00	
0x00 52E4	TIM4	TIM4_SR1	TIM4 Status register 1	0x00	
0x00 52E5		TIM4_EGR	TIM4 event generation register	0x00	
0x00 52E6		TIM4_CNTR	TIM4 counter	0x00	
0x00 52E7		TIM4_PSCR	TIM4 prescaler register	0x00	
0x00 52E8		TIM4_ARR	TIM4 auto-reload register low	0xFF	

 Table 7. General hardware register map (continued)



Symbol	Ratings	Max.	Unit		
I <sub>VDD</sub>	I <sub>VDD</sub> Total current into V <sub>DD</sub> power line (source)				
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground line (sink)	80			
	Output current sunk by IR_TIM pin (with high sink LED driver capability)	80			
Ι <sub>ΙΟ</sub>	Output current sunk by any other I/O and control pin	25	mA		
	Output current sourced by any I/Os and control pin	-25			
	Injected current on true open-drain pins (PC0 and PC1) <sup>(1)</sup>	-5			
<sup>I</sup> INJ(PIN)	Injected current on any other pin <sup>(2)</sup>	±5			
ΣΙ <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(3)</sup>	±25			

### Table 14. Current characteristics

 Positive injection is not possible on these I/Os. V<sub>IN</sub> maximum must always be respected. I<sub>INJ(PIN)</sub> must never be exceeded. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>.

I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>.

 When several inputs are submitted to a current injection, the maximum Σl<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with Σl<sub>INJ(PIN)</sub> maximum current injection on four I/O port pins of the device.

Table '	15.	Thermal	characteristics

Symbol	Ratings	Value	Unit			
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C			
TJ	Maximum junction temperature	150	C			




Symbol	Parameter	Conditions <sup>(2)</sup>		Тур	Max <sup>(3)</sup>	Unit
			f <sub>MASTER</sub> = 2 MHz	0.39	0.60	
		Code executed from RAM Code executed from Flash	f <sub>MASTER</sub> = 4 MHz	0.55	0.70	
	Supply		f <sub>MASTER</sub> = 8 MHz	0.90	1.20	
	Supply current in		f <sub>MASTER</sub> = 16 MHz	1.60	2.10 <sup>(6)</sup>	<b>m</b> A
IDD (Run)	Run mode <sup>(4) (5)</sup>		f <sub>MASTER</sub> = 2 MHz	0.55	0.70	mA
			f <sub>MASTER</sub> = 4 MHz	0.88	1.80	
			f <sub>MASTER</sub> = 8 MHz	1.50	2.50	
			f <sub>MASTER</sub> = 16 MHz	2.70	3.50	]

Table 18. Total current consumption in Run mode <sup>(1)</sup>

1. Based on characterization results, unless otherwise specified.

- 2. All peripherals off, V\_{DD} from 1.65 V to 3.6 V, HSI internal RC osc.,  $f_{CPU}=f_{MASTER}$
- 3. Maximum values are given for  $T_A$  = –40 to 125  $^\circ C.$
- 4. CPU executing typical data processing.
- 5. An approximate value of I<sub>DD(Run)</sub> can be given by the following formula: I<sub>DD(Run)</sub> = f<sub>MASTER</sub> x 150  $\mu$ A/MHz +215  $\mu$ A.
- 6. Tested in production.



1. Typical current consumption measured with code executed from Flash.



### Current consumption of on-chip peripherals

Measurement made for f<sub>MASTER</sub> = from 2 MHz to 16 MHz

Symbol	Parameter	Typ. V <sub>DD</sub> = 3.0 V	Unit
I <sub>DD(TIM2)</sub>	TIM2 supply current <sup>(1)</sup>	9	
I <sub>DD(TIM3)</sub>	TIM3 supply current <sup>(1)</sup>	9	
I <sub>DD(TIM4)</sub>	TIM4 timer supply current <sup>(1)</sup>	4	
I <sub>DD(USART)</sub>	USART supply current <sup>(2)</sup>	7	µA/MHz
I <sub>DD(SPI)</sub>	SPI supply current <sup>(2)</sup>	4	
I <sub>DD(I<sup>2</sup>C1)</sub>	I2C supply current <sup>(2)</sup>	4	
I <sub>DD(COMP)</sub>	Comparator supply current <sup>(2)</sup>	20	μA

 Data based on a differential I<sub>DD</sub> measurement between all peripherals off and a timer counter running at 16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pin toggling. Not tested in production.

 Data based on a differential I<sub>DD</sub> measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pin toggling. Not tested in production.

### 9.3.4 Clock and timing characteristics

### Internal clock sources

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}.$ 

### High speed internal RC oscillator (HSI)

Table 22. HSI oscillato	r characteristics <sup>(1)</sup>
-------------------------	----------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
		V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	-1	-	1	%
		V <sub>DD</sub> = 3.0 V, -10 °C ≤T <sub>A</sub> ≤85 °C	-2.5 <sup>(2)</sup>	-	2 <sup>(2)</sup>	%
ACC <sub>HSI</sub>	Accuracy of HSI oscillator (factory calibrated)	V <sub>DD</sub> = 3.0 V, -10 °C ≤T <sub>A</sub> ≤ 125 °C	-4.5 <sup>(2)</sup>	-	2 <sup>(2)</sup>	%
ACCHSI		V <sub>DD</sub> = 3.0 V, 0 °C ≤T <sub>A</sub> ≤ 55 °C	-1.5 <sup>(2)</sup>	-	1.5 <sup>(2)</sup>	%
		V <sub>DD</sub> = 3.0 V, -10 °C ≤T <sub>A</sub> ≤ 70 °C	-2 <sup>(2)</sup>	-	2 <sup>(2)</sup>	%
		1.65 V ≤ V <sub>DD</sub> ≤ 3.6 V, -40 °C ≤ T <sub>A</sub> ≤125 °C	-4.5 <sup>(2)</sup>	-	3 <sup>(2)</sup>	%
I <sub>DD(HSI)</sub>	HSI oscillator power consumption	-	-	70	100 <sup>(2)</sup>	μA

1.  $V_{DD}$  = 3.0 V,  $T_A$  = -40 to 125 °C unless otherwise specified.

2. Data based on characterization results, not tested in production.








Figure 16. Typical HSI frequency vs. V<sub>DD</sub>









DocID15275 Rev 15



Symbol	Parameter Conditions		Min	Тур	Max (1)	Unit
1	Programming/ erasing consumption	T <sub>A</sub> =+25 °C, V <sub>DD</sub> = 3.0 V	-	0.7	-	mA
Iprog		T <sub>A</sub> =+25 °C, V <sub>DD</sub> = 1.8 V	-	0.7	-	ma
	Data retention (program memory) after 10k erase/write cycles at $T_A = +85$ °C	T <sub>RET</sub> = 55 °C	20 <sup>(1)</sup>	-	-	
t <sub>RET</sub>	Data retention (data memory) after 10k erase/write cycles at T <sub>A</sub> = +85 °C	T <sub>RET</sub> = 55 °C	20 <sup>(1)</sup>	-	-	years
	Data retention (data memory) after 300k erase/write cycles at $T_A = +125$ °C	T <sub>RET</sub> = 85 °C	1 <sup>(1)</sup>	-	-	
Ν	Erase/write cycles (program memory)	See notes <sup>(1)(2)</sup>	10 <sup>(1)</sup>	-	-	kovolca
N <sub>RW</sub>	Erase/write cycles (data memory)	See notes <sup>(1)(3)</sup>	300 <sup>(1)(4)</sup>	-	-	kcycles

1. Data based on characterization results, not tested in production.

2. Retention guaranteed after cycling is 10 years at 55 °C.

3. Retention guaranteed after cycling is 1 year at 55 °C.

4. Data based on characterization performed on the whole data memory (2 Kbytes).

### 9.3.6 I/O port pin characteristics


### **General characteristics**


Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.


Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V	Input low level voltage <sup>(2)</sup>	Standard I/Os	V <sub>SS</sub> -0.3	-	0.3 x V <sub>DD</sub>	v
V <sub>IL</sub>	True open drain I/Os	V <sub>SS</sub> -0.3	-	0.3 x V <sub>DD</sub>	v	
		Standard I/Os	0.70 x V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	
V <sub>IH</sub> Input	Input high level voltage <sup>(2)</sup>	True open drain I/Os V <sub>DD</sub> < 2 V		-	5.2	v
		True open drain I/Os $V_{DD} \ge 2 V$	0.70 x V <sub>DD</sub>		5.5	
V	Schmitt trigger voltage hysteresis <sup>(3)</sup>	Standard I/Os	-	200	-	mV
V <sub>hys</sub>		True open drain I/Os	-	250	-	


Table 26. I/O static characteristics (1)	)
--	---











1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}}$ 






Figure 36. Typical application with I2C bus and timing diagram<sup>1)</sup>

1. Measurement points are done at CMOS levels: 0.3 x  $V_{\text{DD}}$  and 0.7 x  $V_{\text{DD}}$ 

#### 9.3.8 **Comparator characteristics**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
V <sub>IN(COMP_REF)</sub>	Comparator external reference	-	-0.1	-	V <sub>DD</sub> -1.25	V
V <sub>IN</sub>	Comparator input voltage range	-	-0.25	-	V <sub>DD</sub> +0.25	V
V <sub>offset</sub> <sup>(2)</sup>	Comparator offset error -			-	±20	mV
t <sub>START</sub>	Startup time (after BIAS_EN)	-	-	-	3 <sup>(1)</sup>	μs
	Analog comparator consumption	-	-	-	25 <sup>(1)</sup>	μA
I <sub>DD(COMP)</sub>	Analog comparator consumption during power-down	-	-	-	60 <sup>(1)</sup>	nA
t <sub>propag</sub> <sup>(2)</sup> Comparator propagation delay		100-mV input step with 5-mV overdrive, input rise time = 1 ns	-	-	2 <sup>(1)</sup>	μs

Table 33. Comparator characteristics

1. Data guaranteed by design, not tested in production.

The comparator accuracy depends on the environment. In particular, the following cases may reduce the accuracy of the 2. comparator and must be avoided:

- Negative injection current on the I/Os close to the comparator inputs

Switching on I/Os close to the comparator inputs
Negative injection current on not used comparator input.
Switching with a high dV/dt on not used comparator input.
These phenomena are even more critical when a big external serial resistor is added on the inputs.



### Static latch-up

• LU: 2 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Tahlo	37	Floctrical	sensitivities
Iable	31.	Electrical	Selisitivities

Symbol	Parameter	Class
LU	Static latch-up class	II

# 9.4 Thermal characteristics

The maximum chip junction temperature  $(T_{Jmax})$  must never exceed the values given in *Table 16: General operating conditions on page 40.* 

The maximum chip-junction temperature,  $T_{Jmax}$ , in degrees Celsius, may be calculated using the following equation:

 $\mathsf{T}_{\mathsf{Jmax}} = \mathsf{T}_{\mathsf{Amax}} + (\mathsf{P}_{\mathsf{Dmax}} \times \Theta_{\mathsf{JA}})$ 

Where:

- T<sub>Amax</sub> is the maximum ambient temperature in °C
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance in ° C/W
- P<sub>Dmax</sub> is the sum of P<sub>INTmax</sub> and P<sub>I/Omax</sub> (P<sub>Dmax</sub> = P<sub>INTmax</sub> + P<sub>I/Omax</sub>)
- P<sub>INTmax</sub> is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in watts. This is the maximum chip internal power.
- P<sub>I/Omax</sub> represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{Omax}} = \Sigma (\mathsf{V}_{\mathsf{OL}} * \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) * \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual  $V_{OL}/I_{OL and} V_{OH}/I_{OH}$  of the I/Os at low and high level in the application.



Symbol	Parameter Value Un						
	Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm	60 °C/\					
	Thermal resistance junction-ambient UFQFPN 32 - 5 x 5 mm	25	°C/W				
$\Theta_{JA}$	Thermal resistance junction-ambient UFQFPN 28 - 4 x 4 mm	80	°C/W				
Thermal resistance junction-ambient10UFQFPN 20 - 3 x 3 mm - 0.6 mm10		102	°C/W				
	Thermal resistance junction-ambient TSSOP 20	110	°C/W				


### Table 38. Thermal characteristics<sup>(1)</sup>


1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.



### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



# 10.4 UFQFPN20 package information

Figure 46. UFQFPN20 - 20-lead ultra thin fine pitch quad flat package outline (3x3 mm)



1. Drawing is not to scale.




Dim	mm			inch	es <sup>(1)</sup>	
Dim.	Min	Тур	Мах	Min	Тур	Max
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039
Number of pins	20					

### Table 43. TSSOP20 - 20-lead thin shrink small package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

 Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.



### Figure 50. TSSOP20 recommended footprint

1. Dimensions are in millimeters.



Table 44. Document revision history (continued)				
Date	Revision	Changes		
14-Oct-2010	11	Added STM8L101F1 devices: Modified Table 1: Device summary on page 1, Table 2: STM8L101xx device feature summary on page 9 and Table 5: Flash and RAM boundary addresses on page 24 Modified warning below Figure 3 on page 16 and belowTable 4: STM8L101xx pin description on page 20 Modified Figure 52: STM8L101xx ordering information scheme on page 79 Modified text above Figure 32: Recommended NRST pin configuration on page 54 Modified Figure 32 on page 54		
02-Aug-2013	12	Added "The RAM content is preserved" in halt mode <i>Section 3.6:</i> <i>Low power modes</i> Reformatted <i>Figure 2: Standard 20-pin UFQFPN package pinout,</i> <i>Figure 3: 20-pin UFQFPN package pinout for STM8L101F1U6ATR,</i> <i>STM8L101F2U6ATR and STM8L101F3U6ATR part numbers,</i> <i>Figure 4: 20-pin TSSOP package pinout, Figure 4: 20-pin TSSOP</i> <i>package pinout, Figure 5: Standard 28-pin UFQFPN package pinout,</i> <i>Figure 6: 28-pin UFQFPN package pinout for STM8L101G3U6ATR</i> <i>and STM8L101G2U6ATR part numbers</i> and <i>Figure 7: 32-pin</i> <i>package pinout</i> Corrected NRST/PA1 pin OD output capability in <i>Table 4:</i> <i>STM8L101xx pin description</i> and corrected note 2. and 4. Added note "Slope control of all GPIO can be programmed except" in <i>Table 4: STM8L101xx pin description</i> Added note under <i>Table 5: Flash and RAM boundary addresses</i> Replaced UM0320 with UM0470 in <i>Section 7: Option bytes</i> Updated OPT2 and OPT3 in <i>Table 10: Option bytes</i> Added additional note 2. references in <i>Table 22: HSI oscillator</i> <i>characteristics</i> Added note 2. under <i>Table 17: Operating conditions at power-up /</i> <i>power-down</i> and under <i>Figure 32: Recommended NRST pin</i> <i>configuration</i> Corrected 'SCK output' in <i>Figure 35: SPI timing diagram - master</i> <i>mode(1)</i> Added top view in <i>Figure 43: UFQFPN20 3 x 3 mm 0.6 mm package</i> <i>outline</i> Repositioned the package layout and footprint for all packages. Replaced "TiMx_TRIG" with "TIMx_ETR" Replaced all "Data guaranteed, each individual device tested in production" notes with "Tested in production"		
31-Mar-2014	13	Updated L3 value on <i>Table 42</i> , added note 2) and 3) on <i>Table 43</i>		

