

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Infrared, POR, PWM, WDT
Number of I/O	18
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-UFQFN
Supplier Device Package	20-UFQFPN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l101f3u6atr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Intro	duction
2	Desc	ription
3	Prod	uct overview
	3.1	Central processing unit STM811
	3.2	Development tools
	3.3	Single wire data interface (SWIM) and debug module
	3.4	Interrupt controller
	3.5	Memory
	3.6	Low power modes
	3.7	Voltage regulators
	3.8	Clock control
	3.9	Independent watchdog 12
	3.10	Auto-wakeup counter 13
	3.11	General purpose and basic timers
	3.12	Beeper
	3.13	Infrared (IR) interface
	3.14	Comparators
	3.15	USART
	3.16	SPI 14
	3.17	I ² C 14
4	Pin d	lescription
5	Mem	ory and register map
6	Inter	rupt vector mapping
7	Optic	on bytes
8	Uniq	ue ID



13	Revision history		82
----	-------------------------	--	----



3.5 Memory

The STM8L101xx devices have the following main features:

- 1.5 Kbytes of RAM
- The EEPROM is divided into two memory arrays (see the STM8L reference manual for details on the memory mapping):
 - Up to 8 Kbytes of low-density embedded Flash program including up to 2 Kbytes of data EEPROM. Data EEPROM and Flash program areas can be write protected independently by using the memory access security mechanism (MASS).
 - 64 option bytes (one block) of which 5 bytes are already used for the device.

Error correction code is implemented on the EEPROM.

3.6 Low power modes

To minimize power consumption, the product features three low power modes:

- Wait mode: CPU clock stopped, selected peripherals at full clock speed.
- Active-halt mode: CPU and peripheral clocks are stopped. The programmable wakeup time is controlled by the AWU unit.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. The RAM content is preserved. Wakeup is triggered by an external interrupt.

3.7 Voltage regulators

The STM8L101xx embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes: main voltage regulator mode (MVR) and low power voltage regulator mode (LPVR). When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.

3.8 Clock control

The STM8L101xx embeds a robust clock controller. It is used to distribute the system clock to the core and the peripherals and to manage clock gating for low power modes. This system clock is a 16-MHz High Speed Internal RC oscillator (HSI RC), followed by a programmable prescaler.

In addition, a 38 kHz low speed internal RC oscillator is used by the independent watchdog (IWDG) and Auto-wakeup unit (AWU).

3.9 Independent watchdog

The independent watchdog (IWDG) peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 38 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure.

DocID15275 Rev 15






Figure 3. 20-pin UFQFPN package pinout for STM8L101F1U6ATR, STM8L101F2U6ATR and STM8L101F3U6ATR part numbers

1. Please refer to the warning below.

2. HS corresponds to 20 mA high sink/source capability.

3. High sink LED driver capability available on PA0. Refer to the description of the IR_CR register in the STM8L reference manual (RM0013).

Warning: For the STM8L101F1U6ATR, STM8L101F2U6ATR and STM8L101F3U6ATR part numbers (devices with COMP_REF pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 μA) may occur during the power up and reset phase until these ports are properly configured.






Figure 7. 32-pin package pinout

1. Example given for the UFQFPN32 package. The pinout is the same for the LQFP32 package.

2. HS corresponds to 20 mA high sink/source capability.

 High sink LED driver capability available on PA0. Refer to the description of the IR_CR register in the STM8L reference manual (RM0013).



	Pi	n nu	ımb	er					Input		Output		,		
standard UFQFPN20	UFQFPN20 with COMP_REF ⁽¹⁾	TSSOP20	standard UFQFPN28	UFQFPN28 with COMP_REF ⁽¹⁾	UFQFPN32 or LQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink/source	QO	ЬP	Main function (after reset)	Alternate function
-	-	-	26	26	30	PC5	I/O	Х	Х	Х	HS	Х	Х	Port C5	-
-	-	-	27	27	31	PC6	I/O	Х	Х	Х	HS	Х	Х	Port C6	-
20	20	3	28	28	32	PA0 ⁽⁵⁾ /SWIM/ BEEP/IR_TIM ⁽⁶⁾	I/O	x	X ⁽⁵⁾	x	HS ⁽⁶⁾	x	x	Port A0	SWIM input and output /Beep output/Timer Infrared output

Table 4. STM8L101xx pin description (continued)

1. Please refer to the warning below.

 At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as a general purpose pin (PA1), it can be configured only as output push-pull, not neither as output opendrain nor as a general purpose input. Refer to Section *Configuring NRST/PA1 pin as general purpose output* in the STM8L reference manual (RM0013).

3. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.

4. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V_{DD} are not implemented).

5. The PA0 pin is in input pull-up during the reset phase and after reset release.

6. High sink LED driver capability available on PA0.

Slope control of all GPIO pins can be programmed except true open drain pins and by default is limited to 2 MHz.

Warning:	For the STM8L101F1U6ATR, STM8L101F2U6ATR, STM8L101F3U6ATR, STM8L101G2U6ATR and STM8L101G3U6ATR part numbers (devices with COMP_REF
	pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 μ A) may occur during the power up and reset phase until these ports are properly configured.



Table 7. General hardware register map (continued)									
Address	Block	Register label	Register name	Reset status					
0x00 5280		TIM3_CR1	TIM3 control register 1	0x00					
0x00 5281		TIM3_CR2	TIM3 control register 2	0x00					
0x00 5282	- - - - - - - -	TIM3_SMCR	TIM3 slave mode control register	0x00					
0x00 5283		TIM3_ETR	TIM3 external trigger register	0x00					
0x00 5284		TIM3_IER	TIM3 interrupt enable register	0x00					
0x00 5285		TIM3_SR1	TIM3 status register 1	0x00					
0x00 5286		TIM3_SR2	TIM3 status register 2	0x00					
0x00 5287		TIM3_EGR	TIM3 event generation register	0x00					
0x00 5288		TIM3_CCMR1	TIM3 capture/compare mode register 1	0x00					
0x00 5289		TIM3_CCMR2	TIM3 capture/compare mode register 2	0x00					
0x00 528A		TIM3_CCER1	TIM3 capture/compare enable register 1	0x00					
0x00 528B	TIMO	TIM3_CNTRH	TIM3 counter high	0x00					
0x00 528C		TIM3_CNTRL	TIM3 counter low	0x00					
0x00 528D		TIM3_PSCR	TIM3 prescaler register	0x00					
0x00 528E		TIM3_ARRH	TIM3 auto-reload register high	0xFF					
0x00 528F		TIM3_ARRL	TIM3 auto-reload register low	0xFF					
0x00 5290		TIM3_CCR1H	TIM3 capture/compare register 1 high	0x00					
0x00 5291		TIM3_CCR1L	TIM3 capture/compare register 1 low	0x00					
0x00 5292		TIM3_CCR2H	TIM3 capture/compare register 2 high	0x00					
0x00 5293		TIM3_CCR2L	TIM3 capture/compare register 2 low	0x00					
0x00 5294		TIM3_BKR	TIM3 break register	0x00					
0x00 5295		TIM3_OISR	TIM3 output idle state register	0x00					
0x00 5296 to 0x00 52DF		F	Reserved area (74 bytes)						
0x00 52E0		TIM4_CR1	TIM4 control register 1	0x00					
0x00 52E1		TIM4_CR2	TIM4 control register 2	0x00					
0x00 52E2		TIM4_SMCR	TIM4 Slave mode control register	0x00					
0x00 52E3		TIM4_IER	TIM4 interrupt enable register	0x00					
0x00 52E4	TIM4	TIM4_SR1	TIM4 Status register 1	0x00					
0x00 52E5		TIM4_EGR	TIM4 event generation register	0x00					
0x00 52E6		TIM4_CNTR	TIM4 counter	0x00					
0x00 52E7		TIM4_PSCR	TIM4 prescaler register	0x00					
0x00 52E8		TIM4_ARR	TIM4 auto-reload register low	0xFF					

 Table 7. General hardware register map (continued)



7 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated row of the memory.

All option bytes can be modified only in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 10* for details on option byte addresses.

Refer to the STM8L Flash programming manual (PM0054) and STM8 SWIM and Debug Manual (UM0470) for information on SWIM programming procedures.

Addu	Ontion nome	Option	Option bits									
Addr.	Option name	byte No.	7	6	5	4	3	2	1	0	default setting	
0x4800	Read-out protection (ROP)	OPT1		ROP[7:0]								
0x4807	-	-		Must be programmed to 0x00								
0x4802	UBC (User Boot code size)	OPT2		UBC[7:0]								
0x4803	DATASIZE	OPT3		DATASIZE[7:0]								
0x4808	Independent watchdog option	OPT4 [1:0]	Reserved IWDG IWDG _HALT _HW		0x00							

Table 11. Option byte description

OPT1	ROP[7:0] <i>Memory readout protection (ROP)</i> 0xAA: Enable readout protection (write access via SWIM protocol) Refer to <i>Read-out protection</i> section in the STM8L reference manual (RM0013) for details.
OPT2	 UBC[7:0] Size of the user boot code area 0x00: no UBC 0x01-0x02: UBC contains only the interrupt vectors. 0x03: Page 0 and 1 reserved for the interrupt vectors. Page 2 is available to store user boot code. Memory is write protected 0x7F - Page 0 to 126 reserved for UBC, memory is write protected Refer to User boot area (UBC) section in the STM8L reference manual (RM0013) for more details. UBC[7] is forced to 0 internally by HW.




Symbol	Parameter	Conditions ⁽²⁾		Тур	Max ⁽³⁾	Unit
			f _{MASTER} = 2 MHz	0.39	0.60	
		Code executed from	f _{MASTER} = 4 MHz	0.55	0.70	
	Supply current in Run mode ^{(4) (5)}	RAM	f _{MASTER} = 8 MHz	0.90	1.20	
			f _{MASTER} = 16 MHz	1.60	2.10 ⁽⁶⁾	mA
IDD (Run)			f _{MASTER} = 2 MHz	0.55	0.70	
		Code executed from Flash	f _{MASTER} = 4 MHz	0.88	1.80	
			f _{MASTER} = 8 MHz	1.50	2.50	
			f _{MASTER} = 16 MHz	2.70	3.50	

Table 18. Total current consumption in Run mode ⁽¹⁾

1. Based on characterization results, unless otherwise specified.

- 2. All peripherals off, V_{DD} from 1.65 V to 3.6 V, HSI internal RC osc., $f_{CPU}=f_{MASTER}$
- 3. Maximum values are given for T_A = –40 to 125 $^\circ C.$
- 4. CPU executing typical data processing.
- 5. An approximate value of I_{DD(Run)} can be given by the following formula: I_{DD(Run)} = f_{MASTER} x 150 μ A/MHz +215 μ A.
- 6. Tested in production.



1. Typical current consumption measured with code executed from Flash.



Symbol	Parameter	C	Тур	Max	Unit	
			T_A = -40 °C to 25 °C	0.8	2	μA
			T _A = 55 °C	1	2.5	μA
I _{DD(AH)}	Supply current in Active-halt mode	LSI RC osc. (at 37 kHz)	T _A = 85 °C	1.4	3.2	μA
			T _A = 105 °C	2.9	7.5	μA
			T _A = 125 °C	5.8	13	μA
I _{DD(WUFAH)}	Supply current during wakeup time from Active-halt mode	-	-	2	-	mA
t _{WU(AH)} ⁽³⁾	Wakeup time from Active- halt mode to Run mode	f _{CPU} = 16 MHz	<u>z</u>	4	6.5	μs
		$T_A = -40 \ ^{\circ}C \text{ to } 25 \ ^{\circ}C$			1.2 ⁽⁴⁾	μA
		T _A = 55 °C			1.8	μA
I _{DD(Halt)}	Supply current in Halt mode	T _A = 85 °C			2.5 ⁽⁴⁾	μA
		T _A = 105 °C			6.5	μA
		T _A = 125 °C			12 ⁽⁴⁾	μA
I _{DD(WUFH)}	Supply current during wakeup time from Halt mode		2	-	mA	
t _{WU(Halt)} ⁽³⁾	Wakeup time from Halt mode to Run mode	f _{CPU} = 16 МН	Z	4	6.5	μs


Table 20. Total current consumption and timing in Halt and Active-halt mode at V_{DD} = 1.65 V to 3.6 V $^{(1)(2)}$

1. $T_A = -40$ to 125 °C, no floating I/O, unless otherwise specified.

2. Data based on characterization results, not tested in production.

 Measured from interrupt event to interrupt vector fetch. To get t_{WU} for another CPU frequency use t_{WU}(FREQ) = t_{WU}(16 MHz) + 1.5 (T_{FREQ}-T_{16 MHz}). The first word of interrupt routine is fetched 5 CPU cycles after t_{WU}.

4. Tested in production.





1. Typical current consumption measured with code executed from Flash.

DocID15275 Rev 15



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os	-	-	50 ⁽⁵⁾	
I _{lkg}	Input leakage current ⁽⁴⁾	V _{SS} ≤V _{IN} ≤V _{DD} True open drain I/Os	-	-	200 ⁽⁵⁾	nA
		V _{SS} ≤V _{IN} ≤V _{DD} PA0 with high sink LED driver capability	-	-	200 ⁽⁵⁾	
R _{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
C _{IO} ⁽⁷⁾	I/O pin capacitance	-	-	5	-	pF

Table 26. I/O static characteristics (1)	(continued)
--	----	-------------

1. V_{DD} = 3.0 V, T_A = -40 to 85 °C unless otherwise specified.

2. Data based on characterization results, not tested in production.

3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

5. Not tested in production.

 R_{PU} pull-up equivalent resistor based on a resistive transistor (corresponding I_{PU} current characteristics described in Figure 22).

7. Data guaranteed by Design, not tested in production.




Figure 20. Typical V_{IL} and V_{IH} vs. V_{DD} (High sink I/Os)






Figure 31. Typical NRST pull-up current I_{pu} vs. V_{DD}

The reset network shown in *Figure 32* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the V_{IL} max. level specified in *Table 30*. Otherwise the reset is not taken into account internally. For power consumption-sensitive applications, the capacity of the external reset capacitor can be reduced to limit the charge/discharge current. If the NRST signal is used to reset the external circuitry, the user must pay attention to the charge/discharge time of the external capacitor to meet the reset timing conditions of the external devices. The minimum recommended capacity is 10 nF.




Figure 32. Recommended NRST pin configuration

1. Correct device reset during power on sequence is guaranteed when t_{VDD[max]} is respected.

External reset circuit is recommended to ensure correct device reset during power down, when V_{PDR} < V_{DD} < V_{DD[min]}.



9.3.7 Communication interfaces

Serial peripheral interface (SPI)

Unless otherwise specified, the parameters given in *Table 31* are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions summarized in *Section 9.3.1*. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions ⁽¹⁾	Min	Мах	Unit	
f _{SCK}	SPI clock frequency	And the Master mode		8	MHz	
1/t _{c(SCK)}	SFT Clock liequency	Slave mode	0	8		
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	30		
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4 x T _{MASTER}	-		
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	80	-		
t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾	SCK high and low time	Master mode, f _{MASTER} = 8 MHz, f _{SCK} = 4 MHz	105	145		
t _{su(MI)} ⁽²⁾	Data input setup time	Master mode	30	-		
t _{su(MI)} (2) t _{su(SI)} (2)		Slave mode	3	-		
t _{h(MI)} (2)	t _{b(MI)} ⁽²⁾	Master mode	15	-	ne	
t _{h(MI)} ⁽²⁾ t _{h(SI)} ⁽²⁾	Data input hold time	Slave mode	0	-	ns	
t _{a(SO)} ⁽²⁾⁽³⁾	Data output access time	Slave mode	-	3x T _{MASTER}		
t _{dis(SO)} ⁽²⁾⁽⁴⁾	Data output disable time	Slave mode	30	-		
t _{v(SO)} (2)	Data output valid time	Slave mode (after enable edge)	-	60		
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode (after enable edge)	-	20		
t _{h(SO)} ⁽²⁾		Slave mode (after enable edge)	15	-		
t _{h(MO)} ⁽²⁾	Data output hold time	Master mode (after enable edge)	1	-		

Table 31. SPI characteristic	Table	31.	SPI	characteristics
------------------------------	-------	-----	-----	-----------------

1. Parameters are given by selecting 10-MHz I/O output frequency.

2. Values based on design simulation and/or characterization results, and not tested in production.

3. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

4. Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.



Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Symbol	Parameter	Conditions	Monitored	Max vs.	- Unit
Symbol Parameter Conditions	frequency band	16 MHz			
	0 Decklosed	$V_{DD} = 3.6 V,$ $T_{A} = +25 °C,$	0.1 MHz to 30 MHz	-3	
6			30 MHz to 130 MHz	-6	dBμV
S _{EMI} Peak level	LQFP32 conforming to IEC61967-2	130 MHz to 1 GHz	-5		
		SAE EMI Level	1	-	

Table	35.	EMI	data	(1)
-------	-----	-----	------	-----

1. Not tested in production.

Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin).

This test conforms to the JESD22-A114A/A115A standard.


Symbol	Ratings Conditions		Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T₄ = +25 °C	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	1 _A - 725 C	500	v

1. Data based on characterization results, not tested in production.



10.2 LQFP32 package information

Figure 40. LQFP32 - 32-pin low profile quad flat package outline (7 x 7)



1. Drawing is not to scale.



package mechanical data						
Dim	mm			inches ⁽¹⁾		
Dim.	Min	Тур	Max	Min	Тур	Мах
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0	0.020	0.050	0	0.0008	0.002
A3	-	0.152	-	-	0.0060	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	-	4.000	-	-	0.1575	-
E	-	4.000	-	-	0.1575	-
е	-	0.500	-	-	0.0197	-
L1	0.250	0.350	0.450	0.0098	0.0138	0.0177
L2	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	0.080	-	-	0.0031	-
-		Number of pins				
Ν	28					

Table 41. UFQFPN28 - 28-lead ultra thin fine pitch quad flat no-lead package (4 x 4),package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 44. UFQFPN28 recommended footprint

1. Dimensions are expressed in millimeters.



10.4 UFQFPN20 package information

Figure 46. UFQFPN20 - 20-lead ultra thin fine pitch quad flat package outline (3x3 mm)



1. Drawing is not to scale.



12.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST Visual Develop (STVD) IDE and the ST Visual Programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8. A free version that outputs up to 32 Kbytes of code is available.

12.2.1 STM8 toolset

STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at *www.st.com*. This package includes:

ST Visual Develop - Full-featured integrated development environment from ST, featuring

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST Visual Programmer (STVP) – Easy-to-use, unlimited graphical interface allowing read, write and verify of the STM8 microcontroller Flash program memory, data EEPROM and option bytes. STVP also offers project mode for saving programming configurations and automating programming sequences.

12.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of user application directly from an easy-to-use graphical interface.

Available toolchains include:

- Cosmic C compiler for STM8 One free version that outputs up to 32 Kbytes of code is available. For more information, see www.cosmic-software.com.
- Raisonance C compiler for STM8 One free version that outputs up to 32 Kbytes of code. For more information, see www.raisonance.com.
- **STM8 assembler linker** Free assembly toolchain included in the STVD toolset, which allows the user to assemble and link their application source code.

12.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8 Flash microcontroller on the user's application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the STM8.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.



13 Revision history

Date	Revision	Changes		
19-Dec-2008	1	Initial release.		
22-Apr-2009	2	Added TSSOP28 package Modified packages on first page COMPx_OUT pins removed Added <i>Figure 6: 28-pin TSSOP package pinout on page 17</i> Modified <i>Section 9: Electrical parameters on page 37</i> . Updated UBC[7:0] description in <i>Section 7: Option bytes</i> . Updated low power current consumption on cover page. Updated <i>Table 13: Voltage characteristics, Table 20: Total current</i> <i>consumption and timing in Halt and Active-halt mode at VDD = 1.65</i> V to 3.6 V, <i>Table 26: I/O static characteristics, Table 30: NRST pin</i> <i>characteristics, and Section 9.3.9: EMC characteristics.</i> Updated PA1/NRST, PC0 and PC1 in <i>Table 4: STM8L101xx pin</i> <i>description.</i> Added ECC feature. Changed internal RC frequency to 38 kHz. Updated electrical characteristics in <i>Table 16, Table 18, Table 19,</i> <i>Table 20, Table 22, Table 23,</i> and <i>Table 26.</i>		
24-Apr-2009	3	Corrected title on cover page. Changed VFQFPN32 to WFQFPN32 and updated <i>Table 39:</i> <i>UFQFPN32 - 32-lead ultra thin fine pitch quad flat no-lead package</i> (5 x 5), package mechanical data. Updated <i>Table 13, Table 26,</i> and <i>Table 33.</i>		
14-May-2009	4	Replaced WFQFPN20 3 x 3 mm 0.8 mm package by UFQFPN20 3 x 3 mm 0.6 mm package (first page, <i>Table 16: General operating</i> <i>conditions on page 40, Table 38: Thermal characteristics on</i> <i>page 63, Section 10.2: Package mechanical data on page 67</i>) Added one UFQFPN20 version with COMP_REF Modified <i>Figure 40: LQFP32 recommended footprint</i> ⁽¹⁾ <i>on page 69</i> Added I _{PROG} values in <i>Table 25: Flash program memory on page 47</i> Updated <i>Table 31: SPI characteristics on page 55</i>		
15-May-2009	5	Added STM8L101F3U6ATR part number in Section 4: Pin description on page 15 and in Figure 47: STM8L101xx ordering information scheme on page 74		

Table 44. Document revision history



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID15275 Rev 15

