

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Infrared, POR, PWM, WDT
Number of I/O	26
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN
Supplier Device Package	28-UFQFPN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8l101g2u6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

13	Revision history		82
----	-------------------------	--	----



1 Introduction

This datasheet provides the STM8L101x1 STM8L101x2 STM8L101x3 pinout, ordering information, mechanical and electrical device characteristics.

For complete information on the STM8L101x1 STM8L101x2 STM8L101x3 microcontroller memory, registers and peripherals, please refer to the STM8L reference manual. The STM8L101x1 STM8L101x2 STM8L101x3devices are members of the STM8L low-power 8-bit family. They are

referred to as low-density devices in the STM8L101x1 STM8L101x2 STM8L101x3 microcontroller family reference manual (RM0013) and in the STM8L Flash programming manual (PM0054).

All devices of the SM8L product line provide the following benefits:

- Reduced system cost
 - Up to 8 Kbytes of low-density embedded Flash program memory including up to 2 Kbytes of data EEPROM
 - High system integration level with internal clock oscillators and watchdogs.
 - Smaller battery and cheaper power supplies.
- Low power consumption and advanced features
 - Up to 16 MIPS at 16 MHz CPU clock frequency
 - Less than 150 μA/MH, 0.8 μA in Active-halt mode, and 0.3 μA in Halt mode
 - Clock gated system and optimized power management
- Short development cycles
 - Application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals.
 - Full documentation and a wide choice of development tools
- Product longevity
 - Advanced core and peripherals made in a state-of-the art technology
 - Product family operating from 1.65 V to 3.6 V supply.



PC3 (HS) 🗖 1	20 🗆 PC2 (HS)
PC4 (HS) 2	19 D PC1
PA0 (HS) 🗖 3	18 🗆 PC0
NRST / PA1 (HS) 🗖 4	17 🗆 PB7
PA2 (HS) 🗖 5	16 D PB6 (HS)
PA3 (HS) 🗖 6	15 🗆 PB5 (HS)
V _{SS 27}	14 🗆 PB4 (HS)
	13 🗆 PB3 (HS)
PD0 (HS) 🗖 9	12 🗆 PB2 (HS)
PB0 (HS) 🗖 10	¹¹ ⊐ PB1 (HS)

Figure 4. 20-pin TSSOP package pinout

1. HS corresponds to 20 mA high sink/source capability.

 High sink LED driver capability available on PA0. Refer to the description of the IR_CR register in the STM8L reference manual (RM0013).




Figure 5. Standard 28-pin UFQFPN package pinout

1. HS corresponds to 20 mA high sink/source capability.

2. High sink LED driver capability available on PA0. Refer to the description of the IR_CR register in the STM8L reference manual (RM0013).

Note: The COMP_REF pin is not available in this standard 28-pin UFQFPN package. It is available on Port A6 in the Figure 6: 28-pin UFQFPN package pinout for STM8L101G3U6ATR and STM8L101G2U6ATR part numbers.






Figure 6. 28-pin UFQFPN package pinout for STM8L101G3U6ATR and STM8L101G2U6ATR part numbers

1. HS corresponds to 20 mA high sink/source capability.

2. High sink LED driver capability available on PA0. Refer to the description of the IR_CR register in the STM8L reference manual (RM0013).

Warning: For the STM8L101G3U6ATR and STM8L101G2U6ATR part numbers (devices with COMP_REF pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 μA) may occur during the power up and reset phase until these ports are properly configured.






Figure 7. 32-pin package pinout

1. Example given for the UFQFPN32 package. The pinout is the same for the LQFP32 package.

2. HS corresponds to 20 mA high sink/source capability.

 High sink LED driver capability available on PA0. Refer to the description of the IR_CR register in the STM8L reference manual (RM0013).



	Pi	n nu	ımb	er					Input			utput		,	
standard UFQFPN20	UFQFPN20 with COMP_REF ⁽¹⁾	TSSOP20	standard UFQFPN28	UFQFPN28 with COMP_REF ⁽¹⁾	UFQFPN32 or LQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink/source	QO	ЬP	Main function (after reset)	Alternate function
-	-	-	26	26	30	PC5	I/O	Х	Х	Х	HS	Х	Х	Port C5	-
-	-	-	27	27	31	PC6	I/O	Х	Х	Х	HS	Х	Х	Port C6	-
20	20	3	28	28	32	PA0 ⁽⁵⁾ /SWIM/ BEEP/IR_TIM ⁽⁶⁾	I/O	x	X ⁽⁵⁾	x	HS ⁽⁶⁾	x	x	Port A0	SWIM input and output /Beep output/Timer Infrared output

Table 4. STM8L101xx pin description (continued)

1. Please refer to the warning below.

 At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as a general purpose pin (PA1), it can be configured only as output push-pull, not neither as output opendrain nor as a general purpose input. Refer to Section *Configuring NRST/PA1 pin as general purpose output* in the STM8L reference manual (RM0013).

3. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.

4. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V_{DD} are not implemented).

5. The PA0 pin is in input pull-up during the reset phase and after reset release.

6. High sink LED driver capability available on PA0.

Slope control of all GPIO pins can be programmed except true open drain pins and by default is limited to 2 MHz.

Warning:	For the STM8L101F1U6ATR, STM8L101F2U6ATR, STM8L101F3U6ATR, STM8L101G2U6ATR and STM8L101G3U6ATR part numbers (devices with COMP_REF
	pin), all ports available on 32-pin packages must be considered as active ports. To avoid spurious effects, the user has to configure them as input pull-up. A small increase in consumption (typ. < 300 μ A) may occur during the power up and reset phase until these ports are properly configured.



Memory area	Size	Start address	End address							
RAM	1.5 Kbytes	0x00 0000	0x00 05FF							
	2 Kbytes	0x00 8000	0x00 87FF							
Flash program memory	4 Kbytes	0x00 8000	0x00 8FFF							
	8 Kbytes	0x00 8000	0x00 9FFF							

Table 5. Flash and RAM boundary addresses

Note:

2 Kbytes of Data EEPROM is only available on devices with 8 Kbytes flash program memory.

	Table 6. I/O Port hardware register map						
lock	Register label	Register name					

Address	Block	Register label	Reset status	
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xxx
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006	Port B	PB_IDR	Port B input pin value register	0xxx
0x00 5007		PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PC_IDR	Port C input pin value register	0xxx
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xxx
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x00
0x00 5013		PD_CR2	Port D control register 2	0x00



Table 7. General naroware register map (continued)								
Address	Block	Register label	Register name	Reset status				
0x00 5250		TIM2_CR1	TIM2 control register 1	0x00				
0x00 5251		TIM2_CR2	TIM2 control register 2	0x00				
0x00 5252		TIM2_SMCR	TIM2 slave mode control register	0x00				
0x00 5253		TIM2_ETR	TIM2 external trigger register	0x00				
0x00 5254		TIM2_IER	TIM2 interrupt enable register	0x00				
0x00 5255		TIM2_SR1	TIM2 status register 1	0x00				
0x00 5256		TIM2_SR2	TIM2 status register 2	0x00				
0x00 5257		TIM2_EGR	TIM2 event generation register	0x00				
0x00 5258	TIM2	TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00				
0x00 5259		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00				
0x00 525A		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00				
0x00 525B		TIM2_CNTRH	TIM2 counter high	0x00				
0x00 525C		TIM2_CNTRL	TIM2 counter low	0x00				
0x00 525D		TIM2_PSCR	TIM2 prescaler register	0x00				
0x00 525E		TIM2_ARRH	TIM2 auto-reload register high	0xFF				
0x00 525F		TIM2_ARRL	TIM2 auto-reload register low	0xFF				
0x00 5260		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00				
0x00 5261		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00				
0x00 5262		TIM2_CCR2H	TIM2 capture/compare register 2 high	0x00				
0x00 5263		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00				
0x00 5264		TIM2_BKR	TIM2 break register	0x00				
0x00 5265		TIM2_OISR	TIM2 output idle state register	0x00				
0x00 5266 to 0x00 527F		Reserved area (26 bytes)						

 Table 7. General hardware register map (continued)



7 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated row of the memory.

All option bytes can be modified only in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 10* for details on option byte addresses.

Refer to the STM8L Flash programming manual (PM0054) and STM8 SWIM and Debug Manual (UM0470) for information on SWIM programming procedures.

Addu	Ontion nome	Option	•								
Addr.	Option name	byte No.	7	6	5	4	3	2	1	0	default setting
0x4800	Read-out protection (ROP)	OPT1		ROP[7:0]					0x00		
0x4807	-	-		Must be programmed to 0x00				0x00			
0x4802	UBC (User Boot code size)	OPT2		UBC[7:0]					0x00		
0x4803	DATASIZE	OPT3		DATASIZE[7:0]					0x00		
0x4808	Independent watchdog option	OPT4 [1:0]		Reserved IWDG IWDG _HALT _HW					0x00		

Table 11. Option byte description

OPT1	ROP[7:0] <i>Memory readout protection (ROP)</i> 0xAA: Enable readout protection (write access via SWIM protocol) Refer to <i>Read-out protection</i> section in the STM8L reference manual (RM0013) for details.
OPT2	 UBC[7:0] Size of the user boot code area 0x00: no UBC 0x01-0x02: UBC contains only the interrupt vectors. 0x03: Page 0 and 1 reserved for the interrupt vectors. Page 2 is available to store user boot code. Memory is write protected 0x7F - Page 0 to 126 reserved for UBC, memory is write protected Refer to User boot area (UBC) section in the STM8L reference manual (RM0013) for more details. UBC[7] is forced to 0 internally by HW.



8 Unique ID

STM8L101xx devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user.

The unique device identifier can be read in single bytes and may then be concatenated using a custom algorithm.

The unique device identifier is ideally suited:

- For use as serial numbers
- For use as security keys to increase the code security in the program memory while using and combining this unique ID with software cryptographic primitives and protocols before programming the internal memory
- To activate secure boot processes.

Addrooo	Content		Address					ue ID bits	5		
Address	description	7	7 6 5 4 3 2		2	1	0				
0x4925	X co-ordinate on				U_	ID[7:0]					
0x4926	the wafer				U_I	D[15:8]					
0x4927	Y co-ordinate on	U_ID[23:16]									
0x4928	the wafer	U_ID[31:24]									
0x4929	Wafer number	U_ID[39:32]									
0x492A		U_ID[47:40] U_ID[55:48] U_ID[63:56] U_ID[71:64]									
0x492B											
0x492C											
0x492D	Lot number										
0x492E		U_ID[79:72]									
0x492F					U_II	D[87:80]					
0x4930		U_ID[95:88]									

Table 12. Unique ID registers (96 bits)



9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.




Figure 10. Pin input voltage

9.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 13: Voltage characteristics*, *Table 14: Current characteristics* and *Table 15: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile is compliant with the JEDEC JESD47 qualification standard; extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External supply voltage	-0.3	4.0	
V _{IN}	Input voltage on true open drain pins (PC0 and PC1) ⁽¹⁾	V _{SS} -0.3	V _{DD} + 4.0	v
	Input voltage on any other pin ⁽²⁾	V _{SS} -0.3	4.0	
V _{ESD}	Electrostatic discharge voltage	see Absolut ratings (electri on pa	• •	-

Table 13. Voltage characteristics

1. Positive injection is not possible on these I/Os. $V_{\rm IN}$ maximum must always be respected. $I_{\rm INJ(PIN)}$ must never be exceeded. A negative injection is induced by $V_{\rm IN}{<}V_{SS}$.

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}.




Symbol	Parameter	Conditions ⁽²⁾		Тур	Max ⁽³⁾	Unit
			f _{MASTER} = 2 MHz	0.39	0.60	
		Code executed from	f _{MASTER} = 4 MHz	0.55	0.70	
	I _{DD (Run)} Supply current in Run mode ^{(4) (5)}	RAM	f _{MASTER} = 8 MHz	0.90	1.20	1
			f _{MASTER} = 16 MHz	1.60	2.10 ⁽⁶⁾	mA
^I DD (Run)			f _{MASTER} = 2 MHz	0.55	0.70	mA
			f _{MASTER} = 4 MHz	0.88	1.80	
		Flash	f _{MASTER} = 8 MHz	1.50	2.50	
			f _{MASTER} = 16 MHz	2.70	3.50	

Table 18. Total current consumption in Run mode ⁽¹⁾


1. Based on characterization results, unless otherwise specified.


- 2. All peripherals off, V_{DD} from 1.65 V to 3.6 V, HSI internal RC osc., $f_{CPU}=f_{MASTER}$
- 3. Maximum values are given for T_A = –40 to 125 $^\circ C.$
- 4. CPU executing typical data processing.
- 5. An approximate value of I_{DD(Run)} can be given by the following formula: I_{DD(Run)} = f_{MASTER} x 150 μ A/MHz +215 μ A.
- 6. Tested in production.





1. Typical current consumption measured with code executed from Flash.











1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}$



Inter IC control interface (I2C)

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{MASTER}},$ and T_{A} unless otherwise specified.

The STM8L I²C interface meets the requirements of the Standard I²C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol	Parameter	Standard mode I2C		Fast mode I2C ⁽¹⁾		Unit
		Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Min (2) Max (2) 1.3 - 0.6 - 100 -	
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0 (3)	-	0 (4)	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	-	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time	-	300	-	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	μs
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7	-	1.3	-	μs
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 32	. I2C	characteristics
----------	-------	-----------------

1. f_{SCK} must be at least 8 MHz to achieve max fast I²C speed (400 kHz).

2. Data based on standard I²C protocol requirement, not tested in production.

3. The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of SCL signal.

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL).

Note:

For speeds around 200 kHz, achieved speed can have \pm 5% tolerance For other speed ranges, achieved speed can have \pm 2% tolerance The above variations depend on the accuracy of the external components used.



Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Sumbol Decemptor		Conditions	Monitored	Max vs.	Unit
Symbol Parameter	frequency ba		16 MHz	Unit	
		V _{DD} = 3.6 V,	0.1 MHz to 30 MHz	-3	
6		$V_{DD} = 3.6 V,$ $T_A = +25 °C,$	30 MHz to 130 MHz	-6	dBμV
S _{EMI} Peak level	LQFP32 conforming to	130 MHz to 1 GHz	-5		
		IEC61967-2	SAE EMI Level	1	-

Table	35.	EMI	data	(1)
-------	-----	-----	------	-----

1. Not tested in production.

Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin).


This test conforms to the JESD22-A114A/A115A standard.


Symbol	Ratings	Conditions	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T₄ = +25 °C	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	1 _A - 725 C	500	v

1. Data based on characterization results, not tested in production.



10.3 UFQFPN28 package information








10.4 UFQFPN20 package information

Figure 46. UFQFPN20 - 20-lead ultra thin fine pitch quad flat package outline (3x3 mm)



1. Drawing is not to scale.



Dim		mm			inch	es ⁽¹⁾
Dim.	Min	Тур	Мах	Min	Тур	Max
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039
Number of pins	20					

Table 43. TSSOP20 - 20-lead thin shrink small package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

 Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.




Figure 50. TSSOP20 recommended footprint

1. Dimensions are in millimeters.



Table 44. Document revision history (continued)				
Date	Revision	Changes		
14-Oct-2010	11	Added STM8L101F1 devices: Modified Table 1: Device summary on page 1, Table 2: STM8L101xx device feature summary on page 9 and Table 5: Flash and RAM boundary addresses on page 24 Modified warning below Figure 3 on page 16 and belowTable 4: STM8L101xx pin description on page 20 Modified Figure 52: STM8L101xx ordering information scheme on page 79 Modified text above Figure 32: Recommended NRST pin configuration on page 54 Modified Figure 32 on page 54		
02-Aug-2013	12	Added "The RAM content is preserved" in halt mode <i>Section 3.6:</i> <i>Low power modes</i> Reformatted <i>Figure 2: Standard 20-pin UFQFPN package pinout,</i> <i>Figure 3: 20-pin UFQFPN package pinout for STM8L101F1U6ATR,</i> <i>STM8L101F2U6ATR and STM8L101F3U6ATR part numbers,</i> <i>Figure 4: 20-pin TSSOP package pinout, Figure 4: 20-pin TSSOP</i> <i>package pinout, Figure 5: Standard 28-pin UFQFPN package pinout,</i> <i>Figure 6: 28-pin UFQFPN package pinout for STM8L101G3U6ATR</i> <i>and STM8L101G2U6ATR part numbers</i> and <i>Figure 7: 32-pin</i> <i>package pinout</i> Corrected NRST/PA1 pin OD output capability in <i>Table 4:</i> <i>STM8L101xx pin description</i> and corrected note 2. and 4. Added note "Slope control of all GPIO can be programmed except" in <i>Table 4: STM8L101xx pin description</i> Added note under <i>Table 5: Flash and RAM boundary addresses</i> Replaced UM0320 with UM0470 in <i>Section 7: Option bytes</i> Updated OPT2 and OPT3 in <i>Table 10: Option bytes</i> Added additional note 2. references in <i>Table 22: HSI oscillator</i> <i>characteristics</i> Added note 2. under <i>Table 17: Operating conditions at power-up /</i> <i>power-down</i> and under <i>Figure 32: Recommended NRST pin</i> <i>configuration</i> Corrected 'SCK output' in <i>Figure 35: SPI timing diagram - master</i> <i>mode(1)</i> Added top view in <i>Figure 43: UFQFPN20 3 x 3 mm 0.6 mm package</i> <i>outline</i> Repositioned the package layout and footprint for all packages. Replaced "TiMx_TRIG" with "TIMx_ETR" Replaced all "Data guaranteed, each individual device tested in production" notes with "Tested in production"		
31-Mar-2014	13	Updated L3 value on <i>Table 42</i> , added note 2) and 3) on <i>Table 43</i>		



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID15275 Rev 15

