



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 24MHz |
| Connectivity | I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART |
| Peripherals | Brown-out Detect/Reset, CapSense, LCD, POR, PWM, WDT |
| Number of I/O | 54 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V |
| Data Converters | A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4126axi-s445 |

More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article [KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP](#). Following is an abbreviated list for PSoC 4:


- Overview: [PSoC Portfolio](#), [PSoC Roadmap](#)
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)
In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - [AN79953](#): Getting Started With PSoC 4
 - [AN88619](#): PSoC 4 Hardware Design Considerations
 - [AN86439](#): Using PSoC 4 GPIO Pins
 - [AN57821](#): Mixed Signal Circuit Board Layout
 - [AN81623](#): Digital Design Best Practices
 - [AN73854](#): Introduction To Bootloaders
 - [AN89610](#): Arm Cortex Code Optimization
 - [AN85951](#): PSoC® 4 and PSoC Analog Coprocessor CapSense® Design Guide
- Technical Reference Manual (TRM) is in two documents:
 - [Architecture TRM](#) details each PSoC 4 functional block.
 - [Registers TRM](#) describes each of the PSoC 4 registers.
- Development Kits:
 - [CY8CKIT-041-41XX](#) PSoC 4100S CapSense Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields.
 - [CY8CKIT-149](#) PSoC® 4100S Plus Prototyping Kit enables you to evaluate and develop with Cypress' fourth-generation, low-power CapSense solution using the PSoC 4100S Plus devices.
- The [MiniProg3](#) device provides an interface for flash programming and debug.
- [Software User Guide](#):
 - A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.
- Component Datasheets:
 - The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component datasheets provide all the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.
- Online:
 - In addition to print documentation, the [Cypress PSoC forums](#) connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the [list of component datasheets](#). With PSoC Creator, you can:

1. Drag and drop component icons to build your hardware system design in the main design workspace
2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
3. Configure components using the configuration tools
4. Explore the library of 100+ components
5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator



Contents

| | | | |
|--|-----------|--|-----------|
| Functional Definition | 6 | Ordering Information..... | 33 |
| CPU and Memory Subsystem | 6 | Packaging..... | 35 |
| System Resources | 6 | Package Diagrams | 36 |
| Analog Blocks..... | 7 | Acronyms | 38 |
| Programmable Digital Blocks | 8 | Document Conventions | 40 |
| Fixed Function Digital Blocks | 8 | Units of Measure | 40 |
| GPIO | 8 | Revision History | 41 |
| Special Function Peripherals..... | 9 | Sales, Solutions, and Legal Information | 42 |
| Pinouts | 10 | Worldwide Sales and Design Support..... | 42 |
| Alternate Pin Functions | 12 | Products | 42 |
| Power | 14 | PSoC® Solutions | 42 |
| Mode 1: 1.8 V to 5.5 V External Supply | 14 | Cypress Developer Community..... | 42 |
| Mode 2: 1.8 V ±5% External Supply..... | 14 | Technical Support | 42 |
| Electrical Specifications | 15 | | |
| Absolute Maximum Ratings..... | 15 | | |
| Device Level Specifications..... | 15 | | |
| Analog Peripherals | 19 | | |
| Digital Peripherals | 26 | | |
| Memory | 29 | | |
| System Resources | 29 | | |

Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0+ CPU in the PSoC 4100S Plus is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU subsystem includes an 8-channel DMA engine and also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4100S Plus has four breakpoint (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4100S Plus device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SRAM

16 KB of SRAM are provided with zero wait-state access at 48 MHz.

SRAM

An 8-KB supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System

The power system is described in detail in the section [Power](#). It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). PSoC 4100S Plus operates with a single external supply over the range of either 1.8 V \pm 5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. PSoC 4100S Plus provides Active, Sleep, and Deep Sleep low-power modes.


All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 μ s. The opamps can remain operational in Deep Sleep mode.

Clock System

The PSoC 4100S Plus clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4100S Plus consists of the IMO, ILO, a 32-kHz Watch Crystal Oscillator (WCO), MHz ECO and PLL, and provision for an external clock. The WCO block allows locking the IMO to the 32-kHz oscillator.

Figure 3. PSoC 4100S Plus MCU Clocking Architecture



The HFCLK signal can be divided down as shown to generate synchronous clocks for the Analog and Digital peripherals. There are 18 clock dividers for the PSoC 4100S Plus (six with fractional divide capability, twelve with integer divide only). The twelve 16-bit integer divide capability allows a lot of flexibility in generating fine-grained frequency. In addition, there are five 16-bit fractional dividers and one 24-bit fractional divider.

IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100S Plus. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is \pm 2% over the entire voltage and temperature range.

ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Special Function Peripherals

CapSense

CapSense is supported in the PSoC 4100S Plus through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and ground to null out power-supply related noise.

LCD Segment Drive

PSoC 4100S Plus has an LCD controller, which can drive up to 4 commons and up to 50 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; one 32-bit register per port).

| 64-TQFP | | 44-TQFP | |
|---------|------|---------|------|
| Pin | Name | Pin | Name |
| 14 | P6.2 | | |
| 15 | P6.4 | | |
| 16 | P6.5 | | |
| 17 | VSSD | | |
| 17 | VSSD | | |
| 18 | P3.0 | 11 | P3.0 |
| 19 | P3.1 | 12 | P3.1 |
| 20 | P3.2 | 13 | P3.2 |
| 21 | P3.3 | 14 | P3.3 |
| 22 | P3.4 | 15 | P3.4 |
| 23 | P3.5 | 16 | P3.5 |
| 24 | P3.6 | 17 | P3.6 |
| 25 | P3.7 | 18 | P3.7 |
| 26 | VDDD | 19 | VDDD |
| 27 | P4.0 | 20 | P4.0 |
| 28 | P4.1 | 21 | P4.1 |
| 29 | P4.2 | 22 | P4.2 |
| 30 | P4.3 | 23 | P4.3 |
| 31 | P4.4 | | |
| 32 | P4.5 | | |
| 33 | P4.6 | | |
| 34 | P4.7 | | |
| 35 | P5.6 | | |
| 36 | P5.7 | | |
| 37 | P7.0 | | |
| 38 | P7.1 | | |

Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V $\pm 5\%$)

VDD: Power supply to all sections of the chip

VSS: Ground for all sections of the chip


GPIOs by package:

| | 64 TQFP | 44 TQFP |
|--------|---------|---------|
| Number | 54 | 37 |

Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S Plus. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 5. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is $1.8 \text{ V} \pm 5\%$ (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, PSoC 4100S Plus is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of PSoC 4100S Plus supplies the internal logic and its output is connected to the V_{CCD} pin. The V_{CCD} pin must be bypassed to ground via an external capacitor (0.1 μF ; X5R ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V $\pm 5\%$ External Supply


In this mode, PSoC 4100S Plus is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the V_{DD} and V_{CCD} pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from V_{DDD} to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μF range, in parallel with a smaller capacitor (0.1 μF , for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 6. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example



Analog Peripherals

CTBm Opamp

Table 8. CTBm Opamp Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|--------------------------|--|-------|------|-----------------------|-------|---|
| | I _{DD} | Opamp block current, External load | | | | | |
| SID269 | I _{DD_HI} | power=hi | – | 1100 | 1850 | μA | – |
| SID270 | I _{DD_MED} | power=med | – | 550 | 950 | | – |
| SID271 | I _{DD_LOW} | power=lo | – | 150 | 350 | | – |
| | G _{BW} | Load = 20 pF, 0.1 mA V _{DDA} = 2.7 V | | | | | |
| SID272 | G _{BW_HI} | power=hi | 6 | – | – | MHz | Input and output are 0.2 V to V _{DDA} -0.2 V |
| SID273 | G _{BW_MED} | power=med | 3 | – | – | | Input and output are 0.2 V to V _{DDA} -0.2 V |
| SID274 | G _{BW_LO} | power=lo | – | 1 | – | | Input and output are 0.2 V to V _{DDA} -0.2 V |
| | I _{OUT_MAX} | V _{DDA} = 2.7 V, 500 mV from rail | | | | | |
| SID275 | I _{OUT_MAX_HI} | power=hi | 10 | – | – | mA | Output is 0.5 V to V _{DDA} -0.5 V |
| SID276 | I _{OUT_MAX_MID} | power=mid | 10 | – | – | | Output is 0.5 V to V _{DDA} -0.5 V |
| SID277 | I _{OUT_MAX_LO} | power=lo | – | 5 | – | | Output is 0.5 V to V _{DDA} -0.5 V |
| | I _{OUT} | V _{DDA} = 1.71 V, 500 mV from rail | | | | | |
| SID278 | I _{OUT_MAX_HI} | power=hi | 4 | – | – | mA | Output is 0.5 V to V _{DDA} -0.5 V |
| SID279 | I _{OUT_MAX_MID} | power=mid | 4 | – | – | | Output is 0.5 V to V _{DDA} -0.5 V |
| SID280 | I _{OUT_MAX_LO} | power=lo | – | 2 | – | | Output is 0.5 V to V _{DDA} -0.5 V |
| | I _{DD_Int} | Opamp block current Internal Load | | | | | |
| SID269_I | I _{DD_HI_Int} | power=hi | – | 1500 | 1700 | μA | – |
| SID270_I | I _{DD_MED_Int} | power=med | – | 700 | 900 | | – |
| SID271_I | I _{DD_LOW_Int} | power=lo | – | – | – | | – |
| | G _{BW} | V _{DDA} = 2.7 V | – | – | – | | – |
| SID272_I | G _{BW_HI_Int} | power=hi | 8 | – | – | MHz | Output is 0.25 V to V _{DDA} -0.25 V |
| | | General opamp specs for both internal and external modes | | | | | |
| SID281 | V _{IN} | Charge-pump on, V _{DDA} = 2.7 V | –0.05 | – | V _{DDA} -0.2 | V | – |
| SID282 | V _{CM} | Charge-pump on, V _{DDA} = 2.7 V | –0.05 | – | V _{DDA} -0.2 | | – |
| | V _{OUT} | V _{DDA} = 2.7 V | | | | | |

Table 8. CTBm Opamp Specifications *(continued)*

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-----------------------|--|------|------|-----------------------|--------|--|
| SID283 | V _{OUT_1} | power=hi, Iload=10 mA | 0.5 | – | V _{DDA} -0.5 | V | – |
| SID284 | V _{OUT_2} | power=hi, Iload=1 mA | 0.2 | – | V _{DDA} -0.2 | | – |
| SID285 | V _{OUT_3} | power=med, Iload=1 mA | 0.2 | – | V _{DDA} -0.2 | | – |
| SID286 | V _{OUT_4} | power=lo, Iload=0.1 mA | 0.2 | – | V _{DDA} -0.2 | | – |
| SID288 | V _{OS_TR} | Offset voltage, trimmed | –1.0 | ±0.5 | 1.0 | mV | High mode, input 0 V to V _{DDA} -0.2 V |
| SID288A | V _{OS_TR} | Offset voltage, trimmed | – | ±1 | – | | Medium mode, input 0 V to V _{DDA} -0.2 V |
| SID288B | V _{OS_TR} | Offset voltage, trimmed | – | ±2 | – | | Low mode, input 0 V to V _{DDA} -0.2 V |
| SID290 | V _{OS_DR_TR} | Offset voltage drift, trimmed | –10 | ±3 | 10 | µV/°C | High mode |
| SID290A | V _{OS_DR_TR} | Offset voltage drift, trimmed | – | ±10 | – | µV/°C | Medium mode |
| SID290B | V _{OS_DR_TR} | Offset voltage drift, trimmed | – | ±10 | – | | Low mode |
| SID291 | CMRR | DC | 70 | 80 | – | dB | Input is 0 V to V _{DDA} -0.2 V, Output is 0.2 V to V _{DDA} -0.2 V |
| SID292 | PSRR | At 1 kHz, 10-mV ripple | 70 | 85 | – | | V _{DDD} = 3.6 V, high-power mode, input is 0.2 V to V _{DDA} -0.2 V |
| | Noise | | | | | | |
| SID294 | VN2 | Input-referred, 1 kHz, power = Hi | – | 72 | – | nV/rHz | Input and output are at 0.2 V to V _{DDA} -0.2 V |
| SID295 | VN3 | Input-referred, 10 kHz, power = Hi | – | 28 | – | | Input and output are at 0.2 V to V _{DDA} -0.2 V |
| SID296 | VN4 | Input-referred, 100 kHz, power = Hi | – | 15 | – | | Input and output are at 0.2 V to V _{DDA} -0.2 V |
| SID297 | C _{LOAD} | Stable up to max. load. Performance specs at 50 pF. | – | – | 125 | pF | – |
| SID298 | SLEW_RATE | Cload = 50 pF, Power = High, V _{DDA} = 2.7 V | 6 | – | – | V/µs | – |
| SID299 | T _{OP_WAKE} | From disable to enable, no external RC dominating | – | – | 25 | µs | – |
| SID299A | OL_GAIN | Open Loop Gain | – | 90 | – | dB | |
| | COMP_MODE | Comparator mode; 50 mV drive, T _{rise} =T _{fall} (approx.) | | | | | |

Table 8. CTBm Opamp Specifications *(continued)*

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|-----------|------------------------|--|-----|------|-----|-------|--|
| SID300 | TPD1 | Response time; power=hi | – | 150 | – | ns | Input is 0.2 V to $V_{DDA}-0.2$ V |
| SID301 | TPD2 | Response time; power=med | – | 500 | – | | Input is 0.2 V to $V_{DDA}-0.2$ V |
| SID302 | TPD3 | Response time; power=lo | – | 2500 | – | | Input is 0.2 V to $V_{DDA}-0.2$ V |
| SID303 | VHYST_OP | Hysteresis | – | 10 | – | mV | – |
| SID304 | WUP_CTB | Wake-up time from Enabled to Usable | – | – | 25 | μs | – |
| | Deep Sleep Mode | Mode 2 is lowest current range. Mode 1 has higher GBW. | | | | | |
| SID_DS_1 | I _{DD_HI_M1} | Mode 1, High current | – | 1400 | – | μA | 25 °C |
| SID_DS_2 | I _{DD_MED_M1} | Mode 1, Medium current | – | 700 | – | | 25 °C |
| SID_DS_3 | I _{DD_LOW_M1} | Mode 1, Low current | – | 200 | – | | 25 °C |
| SID_DS_4 | I _{DD_HI_M2} | Mode 2, High current | – | 120 | – | | 25 °C |
| SID_DS_5 | I _{DD_MED_M2} | Mode 2, Medium current | – | 60 | – | | 25 °C |
| SID_DS_6 | I _{DD_LOW_M2} | Mode 2, Low current | – | 15 | – | | 25 °C |
| SID_DS_7 | G _{BW_HI_M1} | Mode 1, High current | – | 4 | – | MHz | 20-pF load, no DC load 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_8 | G _{BW_MED_M1} | Mode 1, Medium current | – | 2 | – | | 20-pF load, no DC load 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_9 | G _{BW_LOW_M1} | Mode 1, Low current | – | 0.5 | – | | 20-pF load, no DC load 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_10 | G _{BW_HI_M2} | Mode 2, High current | – | 0.5 | – | | 20-pF load, no DC load 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_11 | G _{BW_MED_M2} | Mode 2, Medium current | – | 0.2 | – | | 20-pF load, no DC load 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_12 | G _{BW_Low_M2} | Mode 2, Low current | – | 0.1 | – | | 20-pF load, no DC load 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_13 | V _{OS_HI_M1} | Mode 1, High current | – | 5 | – | mV | With trim 25 °C, 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_14 | V _{OS_MED_M1} | Mode 1, Medium current | – | 5 | – | | With trim 25 °C, 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_15 | V _{OS_LOW_M2} | Mode 1, Low current | – | 5 | – | | With trim 25 °C, 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_16 | V _{OS_HI_M2} | Mode 2, High current | – | 5 | – | | With trim 25 °C, 0.2V to $V_{DDA}-0.2$ V |
| SID_DS_17 | V _{OS_MED_M2} | Mode 2, Medium current | – | 5 | – | | With trim 25 °C, 0.2 V to $V_{DDA}-0.2$ V |
| SID_DS_18 | V _{OS_LOW_M2} | Mode 2, Low current | – | 5 | – | | With trim 25 °C, 0.2 V to $V_{DDA}-0.2$ V |

Table 8. CTBm Opamp Specifications *(continued)*

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|-----------|-------------------------|------------------------|-----|-----|-----|-------|--|
| SID_DS_19 | I _{OUT_HI_M1} | Mode 1, High current | – | 10 | – | mA | Output is 0.5 V to V _{DDA} -0.5 V |
| SID_DS_20 | I _{OUT_MED_M1} | Mode 1, Medium current | – | 10 | – | | Output is 0.5 V to V _{DDA} -0.5 V |
| SID_DS_21 | I _{OUT_LOW_M1} | Mode 1, Low current | – | 4 | – | | Output is 0.5 V to V _{DDA} -0.5 V |
| SID_DS_22 | I _{OUT_HI_M2} | Mode 2, High current | – | 1 | – | | |
| SID_DS_23 | I _{OUT_MED_M2} | Mode 2, Medium current | – | 1 | – | | |
| SID_DS_24 | I _{OUT_LOW_M2} | Mode 2, Low current | – | 0.5 | – | | |

Comparator

Table 9. Comparator DC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|----------------------|---|-----|-----|------------------------|-------|------------------------------------|
| SID84 | V _{OFFSET1} | Input offset voltage, Factory trim | – | – | ±10 | mV | |
| SID85 | V _{OFFSET2} | Input offset voltage, Custom trim | – | – | ±4 | | |
| SID86 | V _{HYST} | Hysteresis when enabled | – | 10 | 35 | | |
| SID87 | V _{ICM1} | Input common mode voltage in normal mode | 0 | – | V _{DDD} -0.1 | V | Modes 1 and 2 |
| SID247 | V _{ICM2} | Input common mode voltage in low power mode | 0 | – | V _{DDD} | | |
| SID247A | V _{ICM3} | Input common mode voltage in ultra low power mode | 0 | – | V _{DDD} -1.15 | | V _{DDD} ≥ 2.2 V at –40 °C |
| SID88 | C _{MRR} | Common mode rejection ratio | 50 | – | – | dB | V _{DDD} ≥ 2.7V |
| SID88A | C _{MRR} | Common mode rejection ratio | 42 | – | – | | V _{DDD} ≤ 2.7V |
| SID89 | I _{CMP1} | Block current, normal mode | – | – | 400 | μA | |
| SID248 | I _{CMP2} | Block current, low power mode | – | – | 100 | | |
| SID259 | I _{CMP3} | Block current in ultra low-power mode | – | – | 6 | | V _{DDD} ≥ 2.2 V at –40 °C |
| SID90 | Z _{CMP} | DC Input impedance of comparator | 35 | – | – | MΩ | |

Table 10. Comparator AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-----------|---|-----|-----|-----|-------|------------------------------------|
| SID91 | TRESP1 | Response time, normal mode, 50 mV overdrive | – | 38 | 110 | ns | |
| SID258 | TRESP2 | Response time, low power mode, 50 mV overdrive | – | 70 | 200 | | |
| SID92 | TRESP3 | Response time, ultra-low power mode, 200 mV overdrive | – | 2.3 | 15 | μs | V _{DDD} ≥ 2.2 V at –40 °C |

Note

6. Guaranteed by characterization.

Temperature Sensor

Table 11. Temperature Sensor Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details / Conditions |
|----------|-----------|-----------------------------|-----|-----|-----|-------|----------------------|
| SID93 | TSENSACC | Temperature sensor accuracy | -5 | ±1 | 5 | °C | -40 to +85 °C |

SAR ADC

Table 12. SAR ADC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------------------------------|------------|--|-----------------|-----|----------------------|-------|--|
| SAR ADC DC Specifications | | | | | | | |
| SID94 | A_RES | Resolution | – | – | 12 | bits | |
| SID95 | A_CHNLS_S | Number of channels - single ended | – | – | 16 | | |
| SID96 | A-CHNKS_D | Number of channels - differential | – | – | 4 | | Diff inputs use neighboring I/O |
| SID97 | A-MONO | Monotonicity | – | – | – | | Yes |
| SID98 | A_GAINERR | Gain error | – | – | ±0.1 | % | With external reference |
| SID99 | A_OFFSET | Input offset voltage | – | – | 2 | mV | Measured with 1-V reference |
| SID100 | A_ISAR | Current consumption | – | – | 1 | mA | |
| SID101 | A_VINS | Input voltage range - single ended | V _{SS} | – | V _{DDA} | V | |
| SID102 | A_VIND | Input voltage range - differential | V _{SS} | – | V _{DDA} | V | |
| SID103 | A_INRES | Input resistance | – | – | 2.2 | KΩ | |
| SID104 | A_INCAP | Input capacitance | – | – | 10 | pF | |
| SID260 | VREFSAR | Trimmed internal reference to SAR | – | – | TBD | V | |
| SAR ADC AC Specifications | | | | | | | |
| SID106 | A_PSRR | Power supply rejection ratio | 70 | – | – | dB | |
| SID107 | A_CMRR | Common mode rejection ratio | 66 | – | – | dB | Measured at 1 V |
| SID108 | A_SAMP | Sample rate | – | – | 1 | Msp/s | |
| SID109 | A_SNR | Signal-to-noise and distortion ratio (SINAD) | 65 | – | – | dB | F _{IN} = 10 kHz |
| SID110 | A_BW | Input bandwidth without aliasing | – | – | A _{samp} /2 | kHz | |
| SID111 | A_INL | Integral non linearity. V _{DD} = 1.71 to 5.5, 1 Msp/s | -1.7 | – | 2 | LSB | V _{REF} = 1 to V _{DD} |
| SID111A | A_INL | Integral non linearity. V _{DD} = 1.71 to 3.6, 1 Msp/s | -1.5 | – | 1.7 | LSB | V _{REF} = 1.71 to V _{DD} |
| SID111B | A_INL | Integral non linearity. V _{DD} = 1.71 to 5.5, 500 ksp/s | -1.5 | – | 1.7 | LSB | V _{REF} = 1 to V _{DD} |
| SID112 | A_DNL | Differential non linearity. V _{DD} = 1.71 to 5.5, 1 Msp/s | -1 | – | 2.2 | LSB | V _{REF} = 1 to V _{DD} |
| SID112A | A_DNL | Differential non linearity. V _{DD} = 1.71 to 3.6, 1 Msp/s | -1 | – | 2 | LSB | V _{REF} = 1.71 to V _{DD} |
| SID112B | A_DNL | Differential non linearity. V _{DD} = 1.71 to 5.5, 500 ksp/s | -1 | – | 2.2 | LSB | V _{REF} = 1 to V _{DD} |
| SID113 | A_THD | Total harmonic distortion | – | – | -65 | dB | F _{IN} = 10 kHz |
| SID261 | FSARINTREF | SAR operating speed without external reference bypass | – | – | 100 | ksp/s | 12-bit resolution |

CSD and IDAC
Table 13. CSD and IDAC Specifications

| SPEC ID# | Parameter | Description | Min | Typ | Max | Units | Details / Conditions |
|-------------|------------------|--|------|-----|-----------------|-------|---|
| SYS.PER#3 | VDD_RIPPLE | Max allowed ripple on power supply, DC to 10 MHz | – | – | ±50 | mV | $V_{DD} > 2\text{ V}$ (with ripple), 25°C T_A , Sensitivity = 0.1 pF |
| SYS.PER#16 | VDD_RIPPLE_1.8 | Max allowed ripple on power supply, DC to 10 MHz | – | – | ±25 | mV | $V_{DD} > 1.75\text{V}$ (with ripple), 25°C T_A , Parasitic Capacitance (C_P) < 20 pF, Sensitivity ≥ 0.4 pF |
| SID.CSD.BLK | ICSD | Maximum block current | – | – | 4000 | μA | Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator |
| SID.CSD#15 | V _{REF} | Voltage reference for CSD and Comparator | 0.6 | 1.2 | $V_{DDA} - 0.6$ | V | $V_{DDA} - 0.06$ or 4.4, whichever is lower |
| SID.CSD#15A | VREF_EXT | External Voltage reference for CSD and Comparator | 0.6 | | $V_{DDA} - 0.6$ | V | $V_{DDA} - 0.06$ or 4.4, whichever is lower |
| SID.CSD#16 | IDAC1IDD | IDAC1 (7-bits) block current | – | – | 1750 | μA | |
| SID.CSD#17 | IDAC2IDD | IDAC2 (7-bits) block current | – | – | 1750 | μA | |
| SID308 | VCSD | Voltage range of operation | 1.71 | – | 5.5 | V | 1.8 V ±5% or 1.8 V to 5.5 V |
| SID308A | VCOMPIDAC | Voltage compliance range of IDAC | 0.6 | – | $V_{DDA} - 0.6$ | V | $V_{DDA} - 0.06$ or 4.4, whichever is lower |
| SID309 | IDAC1DNL | DNL | –1 | – | 1 | LSB | |
| SID310 | IDAC1INL | INL | –2 | – | 2 | LSB | INL is ±5.5 LSB for $V_{DDA} < 2\text{ V}$ |
| SID311 | IDAC2DNL | DNL | –1 | – | 1 | LSB | |
| SID312 | IDAC2INL | INL | –2 | – | 2 | LSB | INL is ±5.5 LSB for $V_{DDA} < 2\text{ V}$ |
| SID313 | SNR | Ratio of counts of finger to noise. Guaranteed by characterization | 5 | – | – | Ratio | Capacitance range of 5 to 35 pF, 0.1-pF sensitivity. All use cases. $V_{DDA} > 2\text{ V}$. |
| SID314 | IDAC1CRT1 | Output current of IDAC1 (7 bits) in low range | 4.2 | – | 5.4 | μA | LSB = 37.5-nA typ |
| SID314A | IDAC1CRT2 | Output current of IDAC1(7 bits) in medium range | 34 | – | 41 | μA | LSB = 300-nA typ |
| SID314B | IDAC1CRT3 | Output current of IDAC1(7 bits) in high range | 275 | – | 330 | μA | LSB = 2.4-μA typ |
| SID314C | IDAC1CRT12 | Output current of IDAC1 (7 bits) in low range, 2X mode | 8 | – | 10.5 | μA | LSB = 75-nA typ |
| SID314D | IDAC1CRT22 | Output current of IDAC1(7 bits) in medium range, 2X mode | 69 | – | 82 | μA | LSB = 600-nA typ. |
| SID314E | IDAC1CRT32 | Output current of IDAC1(7 bits) in high range, 2X mode | 540 | – | 660 | μA | LSB = 4.8-μA typ |
| SID315 | IDAC2CRT1 | Output current of IDAC2 (7 bits) in low range | 4.2 | – | 5.4 | μA | LSB = 37.5-nA typ |
| SID315A | IDAC2CRT2 | Output current of IDAC2 (7 bits) in medium range | 34 | – | 41 | μA | LSB = 300-nA typ |
| SID315B | IDAC2CRT3 | Output current of IDAC2 (7 bits) in high range | 275 | – | 330 | μA | LSB = 2.4-μA typ |
| SID315C | IDAC2CRT12 | Output current of IDAC2 (7 bits) in low range, 2X mode | 8 | – | 10.5 | μA | LSB = 75-nA typ |
| SID315D | IDAC2CRT22 | Output current of IDAC2(7 bits) in medium range, 2X mode | 69 | – | 82 | μA | LSB = 600-nA typ |
| SID315E | IDAC2CRT32 | Output current of IDAC2(7 bits) in high range, 2X mode | 540 | – | 660 | μA | LSB = 4.8-μA typ |
| SID315F | IDAC3CRT13 | Output current of IDAC in 8-bit mode in low range | 8 | – | 10.5 | μA | LSB = 37.5-nA typ |

Table 13. CSD and IDAC Specifications (continued)

| SPEC ID# | Parameter | Description | Min | Typ | Max | Units | Details / Conditions |
|----------|---------------|--|-----|-----|-----|-------|---|
| SID315G | IDAC3CRT23 | Output current of IDAC in 8-bit mode in medium range | 69 | – | 82 | µA | LSB = 300-nA typ |
| SID315H | IDAC3CRT33 | Output current of IDAC in 8-bit mode in high range | 540 | – | 660 | µA | LSB = 2.4-µA typ |
| SID320 | IDACOFFSET | All zeroes input | – | – | 1 | LSB | Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode |
| SID321 | IDACGAIN | Full-scale error less offset | – | – | ±10 | % | |
| SID322 | IDACMISMATCH1 | Mismatch between IDAC1 and IDAC2 in Low mode | – | – | 9.2 | LSB | LSB = 37.5-nA typ |
| SID322A | IDACMISMATCH2 | Mismatch between IDAC1 and IDAC2 in Medium mode | – | – | 5.6 | LSB | LSB = 300-nA typ |
| SID322B | IDACMISMATCH3 | Mismatch between IDAC1 and IDAC2 in High mode | – | – | 6.8 | LSB | LSB = 2.4-µA typ |
| SID323 | IDACSET8 | Settling time to 0.5 LSB for 8-bit IDAC | – | – | 5 | µs | Full-scale transition. No external load |
| SID324 | IDACSET7 | Settling time to 0.5 LSB for 7-bit IDAC | – | – | 5 | µs | Full-scale transition. No external load |
| SID325 | CMOD | External modulator capacitor. | – | 2.2 | – | nF | 5-V rating, X7R or NP0 cap |

10-bit CapSense ADC

Table 14. 10-bit CapSense ADC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/ Conditions |
|----------|-----------|--|------------------|-----|------------------|-------|---|
| SIDA94 | A_RES | Resolution | – | – | 10 | bits | Auto-zeroing is required every millisecond |
| SIDA95 | A_CHNLS_S | Number of channels - single ended | – | – | 16 | | Defined by AMUX Bus |
| SIDA97 | A-MONO | Monotonicity | – | – | – | Yes | |
| SIDA98 | A_GAINERR | Gain error | – | – | ±3 | % | In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF |
| SIDA99 | A_OFFSET | Input offset voltage | – | – | ±18 | mV | In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF |
| SIDA100 | A_ISAR | Current consumption | – | – | 0.25 | mA | |
| SIDA101 | A_VINS | Input voltage range - single ended | V _{SSA} | – | V _{DDA} | V | |
| SIDA103 | A_INRES | Input resistance | – | 2.2 | – | KΩ | |
| SIDA104 | A_INCAP | Input capacitance | – | 20 | – | pF | |
| SIDA106 | A_PSR | Power supply rejection ratio | – | 60 | – | dB | In V _{REF} (2.4 V) mode with V _{DDA} bypass capacitance of 10 µF |
| SIDA107 | A_TACQ | Sample acquisition time | – | 1 | – | µs | |
| SIDA108 | A_CONV8 | Conversion time for 8-bit resolution at conversion rate = F _{hclk} /(2 ^{N+2}). Clock frequency = 48 MHz. | – | – | 21.3 | µs | Does not include acquisition time. Equivalent to 44.8 ksp/s including acquisition time. |
| SIDA108A | A_CONV10 | Conversion time for 10-bit resolution at conversion rate = F _{hclk} /(2 ^{N+2}). Clock frequency = 48 MHz. | – | – | 85.3 | µs | Does not include acquisition time. Equivalent to 11.6 ksp/s including acquisition time. |

Table 14. 10-bit CapSense ADC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|----------|-----------|--|-----|-----|------|-------|---|
| SIDA109 | A_SND | Signal-to-noise and Distortion ratio (SINAD) | – | 61 | – | dB | With 10-Hz input sine wave, external 2.4-V reference, V _{REF} (2.4 V) mode |
| SIDA110 | A_BW | Input bandwidth without aliasing | – | – | 22.4 | KHz | 8-bit resolution |
| SIDA111 | A_INL | Integral Non Linearity. 1 ksp | – | – | 2 | LSB | V _{REF} = 2.4 V or greater |
| SIDA112 | A_DNL | Differential Non Linearity. 1 ksp | – | – | 1 | LSB | |

Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 15. TCPWM Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|--------------|-----------------------|-------------------------------------|------------------|-----|----------------|-------|--|
| SID.TCPWM.1 | ITCPWM1 | Block current consumption at 3 MHz | – | – | 45 | μA | All modes (TCPWM) |
| SID.TCPWM.2 | ITCPWM2 | Block current consumption at 12 MHz | – | – | 155 | | All modes (TCPWM) |
| SID.TCPWM.2A | ITCPWM3 | Block current consumption at 48 MHz | – | – | 650 | | All modes (TCPWM) |
| SID.TCPWM.3 | TCPWM _{FREQ} | Operating frequency | – | – | F _c | MHz | F _c max = CLK_SYS Maximum = 48 MHz |
| SID.TCPWM.4 | TPWM _{ENEXT} | Input trigger pulse width | 2/F _c | – | – | ns | For all trigger events ^[7] |
| SID.TCPWM.5 | TPWM _{EXT} | Output trigger pulse widths | 2/F _c | – | – | | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs |
| SID.TCPWM.5A | TC _{RES} | Resolution of counter | 1/F _c | – | – | | Minimum time between successive counts |
| SID.TCPWM.5B | PWM _{RES} | PWM resolution | 1/F _c | – | – | | Minimum pulse width of PWM Output |
| SID.TCPWM.5C | Q _{RES} | Quadrature inputs resolution | 1/F _c | – | – | | Minimum pulse width between Quadrature phase inputs |

²C

Table 16. Fixed I²C DC Specifications^[7]

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|---|-----|-----|-----|-------|--------------------|
| SID149 | I _{I2C1} | Block current consumption at 100 kHz | – | – | 50 | μA | – |
| SID150 | I _{I2C2} | Block current consumption at 400 kHz | – | – | 135 | | – |
| SID151 | I _{I2C3} | Block current consumption at 1 Mbps | – | – | 310 | | – |
| SID152 | I _{I2C4} | I ² C enabled in Deep Sleep mode | – | 1 | – | | |

Table 17. Fixed I²C AC Specifications^[7]

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID153 | F _{I2C1} | Bit rate | – | – | 1 | Msp | – |

Note

7. Guaranteed by characterization.

Memory

Table 24. Flash DC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-----------------|---------------------------|------|-----|-----|-------|--------------------|
| SID173 | V _{PE} | Erase and program voltage | 1.71 | – | 5.5 | V | – |

Table 25. Flash AC Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|-------------------------|---|---|-------|-----|-----|---------|--------------------------|
| SID174 | T _{ROWWRITE} ^[10] | Row (block) write time (erase and program) | – | – | 20 | ms | Row (block) = 256 bytes |
| SID175 | T _{ROWERASE} ^[10] | Row erase time | – | – | 16 | | – |
| SID176 | T _{ROWPROGRAM} ^[10] | Row program time after erase | – | – | 4 | | – |
| SID178 | T _{BULKERASE} ^[10] | Bulk erase time (64 KB) | – | – | 35 | | – |
| SID180 ^[11] | T _{DEVPROG} ^[10] | Total device program time | – | – | 7 | Seconds | – |
| SID181 ^[11] | F _{END} | Flash endurance | 100 K | – | – | Cycles | – |
| SID182 ^[11] | F _{RET} | Flash retention. T _A ≤ 55 °C, 100 K P/E cycles | 20 | – | – | Years | – |
| SID182A ^[11] | – | Flash retention. T _A ≤ 85 °C, 10 K P/E cycles | 10 | – | – | | – |
| SID256 | TWS48 | Number of Wait states at 48 MHz | 2 | – | – | | CPU execution from Flash |
| SID257 | TWS24 | Number of Wait states at 24 MHz | 1 | – | – | | CPU execution from Flash |

System Resources

Power-on Reset (POR)

Table 26. Power On Reset (PRES)

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|------------------------|-----------------------|------------------------|------|-----|-----|-------|--------------------|
| SID.CLK#6 | SR_POWER_UP | Power supply slew rate | 1 | – | 67 | V/ms | At power-up |
| SID185 ^[11] | V _{RISEIPOR} | Rising trip voltage | 0.80 | – | 1.5 | V | – |
| SID186 ^[11] | V _{FALLIPOR} | Falling trip voltage | 0.70 | – | 1.4 | | – |

Table 27. Brown-out Detect (BOD) for V_{CCD}

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|------------------------|------------------------|--|------|-----|------|-------|--------------------|
| SID190 ^[11] | V _{FALLPPOR} | BOD trip voltage in active and sleep modes | 1.48 | – | 1.62 | V | – |
| SID192 ^[11] | V _{FALLDPSLP} | BOD trip voltage in Deep Sleep | 1.11 | – | 1.5 | | – |

Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

11. Guaranteed by characterization.

Watch Crystal Oscillator (WCO)

Table 33. WCO Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details / Conditions |
|----------|-----------|-------------------------------------|-----|--------|------|-------|----------------------|
| SID398 | FWCO | Crystal frequency | – | 32.768 | – | kHz | |
| SID399 | FTOL | Frequency tolerance | – | 50 | 250 | ppm | With 20-ppm crystal |
| SID400 | ESR | Equivalent series resistance | – | 50 | – | kΩ | |
| SID401 | PD | Drive Level | – | – | 1 | μW | |
| SID402 | TSTART | Startup time | – | – | 500 | ms | |
| SID403 | CL | Crystal Load Capacitance | 6 | – | 12.5 | pF | |
| SID404 | C0 | Crystal Shunt Capacitance | – | 1.35 | – | pF | |
| SID405 | IWCO1 | Operating Current (high power mode) | – | – | 8 | uA | |

External Clock

Table 34. External Clock Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|------------------------|------------|--|-----|-----|-----|-------|--------------------|
| SID305 ^[13] | ExtClkFreq | External clock input frequency | 0 | – | 48 | MHz | – |
| SID306 ^[13] | ExtClkDuty | Duty cycle; measured at V _{DD} /2 | 45 | – | 55 | % | – |

External Crystal Oscillator and PLL

Table 35. External Crystal Oscillator (ECO) Specifications

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|------------------------|-----------|--------------------------------|-----|-----|-----|-------|--------------------|
| SID316 ^[13] | IECO1 | External clock input frequency | – | – | 1.5 | mA | – |
| SID317 ^[13] | FECO | Crystal frequency range | 4 | – | 33 | MHz | – |

Table 36. PLL Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Units | Details / Conditions |
|----------|------------|--|------|-----|-----|-------|----------------------|
| SID410 | IDD_PLL_48 | In = 3 MHz, Out = 48 MHz | – | 530 | 610 | uA | |
| SID411 | IDD_PLL_24 | In = 3 MHz, Out = 24 MHz | – | 300 | 405 | uA | |
| SID412 | Fp1lin | PLL input frequency | 1 | – | 48 | MHz | |
| SID413 | Fp1int | PLL intermediate frequency; prescaler out | 1 | – | 3 | MHz | |
| SID414 | Fp1vco | VCO output frequency before post-divide | 22.5 | – | 104 | MHz | |
| SID415 | Divvco | VCO Output post-divider range; PLL output frequency is Fp1vco/Divvco | 1 | – | 8 | | |
| SID416 | PIlocktime | Lock time at startup | – | – | 250 | μs | |
| SID417 | Jperiod_1 | Period jitter for VCO ≥ 67 MHz | – | – | 150 | ps | Guaranteed by design |
| SID416A | Jperiod_2 | Period jitter for VCO ≤ 67 MHz | – | – | 200 | ps | Guaranteed by design |

System Clock

Table 37. Block Specs

| Spec ID | Parameter | Description | Min | Typ | Max | Units | Details/Conditions |
|------------------------|------------------------|------------------------------------|-----|-----|-----|---------|--------------------|
| SID262 ^[13] | T _{CLKSWITCH} | System clock source switching time | 3 | – | 4 | Periods | – |

Note

13. Guaranteed by characterization.

Ordering Information

The marketing part numbers for the PSoC 4100S Plus devices are listed in the following table.

| Category | MPN | Features | | | | | | | | | | | | | | | Packages | | |
|----------|------------------|---------------------|------------|-----------|---------------|-----|----------------|----------------|---------------------|----------------|--------------|------------|-----|----------------|------------|------|------------------------|------------------------|------------------------|
| | | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | Op-amp (CTBm) | CSD | 10-bit CSD ADC | 12-bit SAR ADC | SAR ADC Sample Rate | LP Comparators | TCPWM Blocks | SCB Blocks | ECO | CAN Controller | Smart I/Os | GPIO | 44-TQFP (0.8-mm pitch) | 64-TQFP (0.5-mm pitch) | 64-TQFP (0.8-mm pitch) |
| 4126 | CY8C4126AXI-S443 | 24 | 64 | 8 | 2 | 0 | 1 | 1 | 806 ksp/s | 2 | 8 | 4 | ✓ | 0 | 24 | 36 | ✓ | – | – |
| | CY8C4126AZI-S445 | 24 | 64 | 8 | 2 | 0 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4126AXI-S445 | 24 | 64 | 8 | 2 | 0 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| | CY8C4126AZI-S455 | 24 | 64 | 8 | 2 | 1 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4126AXI-S455 | 24 | 64 | 8 | 2 | 1 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| 4146 | CY8C4146AXI-S443 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 4 | ✓ | 0 | 24 | 36 | ✓ | – | – |
| | CY8C4146AZI-S445 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4146AXI-S445 | 48 | 64 | 8 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| | CY8C4146AXI-S453 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 4 | ✓ | 0 | 24 | 36 | ✓ | – | – |
| | CY8C4146AZI-S455 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4146AXI-S455 | 48 | 64 | 8 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| 4127 | CY8C4127AXI-S443 | 24 | 128 | 16 | 2 | 0 | 1 | 1 | 806 ksp/s | 2 | 8 | 4 | ✓ | 0 | 24 | 36 | ✓ | – | – |
| | CY8C4127AZI-S445 | 24 | 128 | 16 | 2 | 0 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4127AXI-S445 | 24 | 128 | 16 | 2 | 0 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| | CY8C4127AXI-S453 | 24 | 128 | 16 | 2 | 1 | 1 | 1 | 806 ksp/s | 2 | 8 | 4 | ✓ | 0 | 24 | 36 | ✓ | – | – |
| | CY8C4127AZI-S455 | 24 | 128 | 16 | 2 | 1 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4127AXI-S455 | 24 | 128 | 16 | 2 | 1 | 1 | 1 | 806 ksp/s | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| 4147 | CY8C4147AXI-S443 | 48 | 128 | 16 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 4 | ✓ | 0 | 24 | 36 | ✓ | – | – |
| | CY8C4147AZI-S445 | 48 | 128 | 16 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4147AXI-S445 | 48 | 128 | 16 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| | CY8C4147AXI-S453 | 48 | 128 | 16 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 4 | ✓ | 0 | 24 | 36 | ✓ | – | – |
| | CY8C4147AZI-S455 | 48 | 128 | 16 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | ✓ | – |
| | CY8C4147AXI-S455 | 48 | 128 | 16 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 0 | 24 | 54 | – | – | ✓ |
| | CY8C4147AZI-S465 | 48 | 128 | 16 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 1 | 24 | 54 | – | ✓ | – |
| | CY8C4147AXI-S465 | 48 | 128 | 16 | 2 | 0 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 1 | 24 | 54 | – | – | ✓ |
| | CY8C4147AZI-S475 | 48 | 128 | 16 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 1 | 24 | 54 | – | ✓ | – |
| | CY8C4147AXI-S475 | 48 | 128 | 16 | 2 | 1 | 1 | 1 | 1 Msps | 2 | 8 | 5 | ✓ | 1 | 24 | 54 | – | – | ✓ |

Packaging

The PSoC 4100S Plus will be offered in 44 TQFP, 64 TQFP Normal pitch, and 64 TQFP Fine Pitch packages.

Package dimensions and Cypress drawing numbers are in the following table.

Table 40. Package List

| Spec ID# | Package | Description | Package Dwg |
|----------|-------------|---|-------------|
| BID20 | 64-pin TQFP | 14 × 14 × 1.4-mm height with 0.8-mm pitch | 51-85046 |
| BID27 | 64-pin TQFP | 10 × 10 × 1.6-mm height with 0.5-mm pitch | 51-85051 |
| BID34A | 44-pin TQFP | 10 × 10 × 1.4-mm height with 0.8-mm pitch | 51-85064 |

Table 41. Package Thermal Characteristics


| Parameter | Description | Package | Min | Typ | Max | Units |
|-----------------|--------------------------------|----------------------------|-----|------|-----|---------|
| T _A | Operating ambient temperature | | −40 | 25 | 85 | °C |
| T _J | Operating junction temperature | | −40 | – | 100 | °C |
| T _{JA} | Package θ_{JA} | 44-pin TQFP | – | 55.6 | – | °C/Watt |
| T _{JC} | Package θ_{JC} | 44-pin TQFP | – | 14.4 | – | °C/Watt |
| T _{JA} | Package θ_{JA} | 64-pin TQFP (0.5-mm pitch) | – | 46 | – | °C/Watt |
| T _{JC} | Package θ_{JC} | 64-pin TQFP (0.5-mm pitch) | – | 10 | – | °C/Watt |
| T _{JA} | Package θ_{JA} | 64-pin TQFP (0.8-mm pitch) | – | 36.8 | – | °C/Watt |
| T _{JC} | Package θ_{JC} | 64-pin TQFP (0.8-mm pitch) | – | 9.4 | – | °C/Watt |

Table 42. Solder Reflow Peak Temperature

| Package | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|---------|--------------------------|----------------------------------|
| All | 260 °C | 30 seconds |

Table 43. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

| Package | MSL |
|---------|-------|
| All | MSL 3 |

Figure 8. 64-pin TQFP Package (0.5-mm Pitch) Outline

Figure 9. 44-Pin TQFP Package Outline
