



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Detuils	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4147axi-s465

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **PSoC Creator**

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets



## Figure 1. Multiple-Sensor Example Project in PSoC Creator



# Contents

Functional Definition	6
CPU and Memory Subsystem	6
System Resources	6
Analog Blocks	7
Programmable Digital Blocks	8
Fixed Function Digital Blocks	
GPIO	8
Special Function Peripherals	9
Pinouts	
Alternate Pin Functions	12
Power	14
Mode 1: 1.8 V to 5.5 V External Supply	14
Mode 2: 1.8 V ±5% External Supply	
Electrical Specifications	15
Absolute Maximum Ratings	
Device Level Specifications	
Analog Peripherals	19
Digital Peripherals	
Memory	
System Resources	

Ordering Information Packaging	
Package Diagrams	
Acronyms	
Document Conventions	40
Units of Measure	40
Revision History	41
Sales, Solutions, and Legal Information	42
Worldwide Sales and Design Support	42
Products	
PSoC® Solutions	42
Cypress Developer Community	42
Technical Support	



# **Functional Definition**

### **CPU and Memory Subsystem**

### CPU

The Cortex-M0+ CPU in the PSoC 4100S Plus is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU subsystem includes an 8-channel DMA engine and also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4100S Plus has four breakpoint (address) comparators and two watchpoint (data) comparators.

### Flash

The PSoC 4100S Plus device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SRAM

16 KB of SRAM are provided with zero wait-state access at 48 MHz.

SROM

An 8-KB supervisory ROM that contains boot and configuration routines is provided.

## System Resources

### Power System

The power system is described in detail in the section Power. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). PSoC 4100S Plus operates with a single external supply over the range of either 1.8 V ±5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. PSoC 4100S Plus provides Active, Sleep, and Deep Sleep low-power modes.


All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs. The opamps can remain operational in Deep Sleep mode.

### Clock System

The PSoC 4100S Plus clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4100S Plus consists of the IMO, ILO, a 32-kHz Watch Crystal Oscillator (WCO), MHz ECO and PLL, and provision for an external clock. The WCO block allows locking the IMO to the 32-kHz oscillator.

### Figure 3. PSoC 4100S Plus MCU Clocking Architecture



The HFCLK signal can be divided down as shown to generate synchronous clocks for the Analog and Digital peripherals. There are 18 clock dividers for the PSoC 4100S Plus (six with fractional divide capability, twelve with integer divide only). The twelve 16-bit integer divide capability allows a lot of flexibility in generating fine-grained frequency. In addition, there are five 16-bit fractional dividers and one 24-bit fractional divider.

### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4100S Plus. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is  $\pm 2\%$  over the entire voltage and temperature range.

### ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.



### Watch Crystal Oscillator (WCO)

The PSoC 4100S Plus clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.

#### External Crystal Oscillators (ECO)

The PSoC 4100S Plus also implements a 4 to 33 MHz crystal oscillator.

#### Watchdog Timer and Counters

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable. The Watchdog counters can be used to implement a Real-Time clock using the 32-kHz WCO.

#### Reset

PSoC 4100S Plus can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

## Analog Blocks

### 12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.


The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. It is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range

values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is not available in Deep Sleep mode as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 V to 5.5 V.

#### Figure 4. SAR ADC



### Two Opamps (Continuous-Time Block; CTB)

PSoC 4100S Plus has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized, in some cases with external passives. saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

### Low-power Comparators (LPC)

PSoC 4100S Plus has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

### Current DACs

PSoC 4100S Plus has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

#### Analog Multiplexed Buses

PSoC 4100S Plus has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.



# **Pinouts**

The following table provides the pin list for PSoC 4100S Plus for the 44-pin TQFP and 64-pin TQFP Normal and Fine Pitch packages.

	64-TQFP	44-TQFP				
Pin	Name	Pin	Name			
39	P0.0	24	P0.0			
40	P0.1	25	P0.1			
41	P0.2	26	P0.2			
42	P0.3	27	P0.3			
43	P0.4	28	P0.4			
44	P0.5	29	P0.5			
45	P0.6	30	P0.6			
46	P0.7	31	P0.7			
47	XRES	32	XRES			
48	VCCD	33	VCCD			
49	VSSD					
50	VDDD	34	VDDD			
51	P5.0					
52	P5.1					
53	P5.2					
54	P5.3					
55	P5.5					
56	VDDA	35	VDDA			
57	VSSA	36	VSSA			
58	P1.0	37	P1.0			
59	P1.1	38	P1.1			
60	P1.2	39	P1.2			
61	P1.3	40	P1.3			
62	P1.4	41	P1.4			
63	P1.5	42	P1.5			
64	P1.6	43	P1.6			
1	P1.7	44	P1.7			
		1	VSSD			
2	P2.0	2	P2.0			
3	P2.1	3	P2.1			
4	P2.2	4	P2.2			
5	P2.3	5	P2.3			
6	P2.4	6	P2.4			
7	P2.5	7	P2.5			
8	P2.6	8	P2.6			
9	P2.7	9	P2.7			
10	VSSD	10	P6.0			
11	No Connect (NC)					
12	P6.0					
13	P6.1					



	64-TQFP	44-TQFP		
Pin	Name	Pin	Name	
14	P6.2			
15	P6.4			
16	P6.5			
17	VSSD			
17	VSSD			
18	P3.0	11	P3.0	
19	P3.1	12	P3.1	
20	P3.2	13	P3.2	
21	P3.3	14	P3.3	
22	P3.4	15	P3.4	
23	P3.5	16	P3.5	
24	P3.6	17	P3.6	
25	P3.7	18	P3.7	
26	VDDD	19	VDDD	
27	P4.0	20	P4.0	
28	P4.1	21	P4.1	
29	P4.2	22	P4.2	
30	P4.3	23	P4.3	
31	P4.4			
32	P4.5			
33	P4.6			
34	P4.7			
35	P5.6			
36	P5.7			
37	P7.0			
38	P7.1			

## Descriptions of the Power pins are as follows:

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

VDD: Power supply to all sections of the chip

VSS: Ground for all sections of the chip

## GPIOs by package:

	64 TQFP	44 TQFP		
Number	54	37		



## **Alternate Pin Functions**

Each Port pin has can be assigned to one of multiple functions; it can, for example, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.


Port/Pin	Analog	Smart I/O	ACT #0	ACT #1	ACT #3	DS #2	DS #3
P0.0	lpcomp.in_p[0]			tcpwm.tr_in[0]	scb[2].uart_cts:0	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]			tcpwm.tr_in[1]	scb[2].uart_rts:0	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]						scb[2].spi_select0:1
P0.4	wco.wco_in			scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6	exco.eco_in		srss.ext_clk:0	scb[1].uart_cts:0	scb[2].uart_tx:1		scb[1].spi_clk:1
P0.7	exco.eco_out		tcpwm.line[0]:3	scb[1].uart_rts:0			scb[1].spi_select0:1
P5.0			tcpwm.line[4]:2		scb[2].uart_rx:1	scb[2].i2c_scl:1	scb[2].spi_mosi:0
P5.1			tcpwm.line_compl[4]:2		scb[2].uart_tx:2	scb[2].i2c_sda:1	scb[2].spi_miso:0
P5.2			tcpwm.line[5]:2		scb[2].uart_cts:1	lpcomp.comp[0]:2	scb[2].spi_clk:0
P5.3			tcpwm.line_compl[5]:2		scb[2].uart_rts:1	lpcomp.comp[1]:0	scb[2].spi_select0:0
P5.4			tcpwm.line[6]:2				scb[2].spi_select1:0
P5.5			tcpwm.line_compl[6]:2				scb[2].spi_select2:0
P1.0	ctb0_oa0+	Smartlo[2].io[0]	tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-	Smartlo[2].io[1]	tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out	Smartlo[2].io[2]	tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]	scb[2].i2c_scl:2	scb[0].spi_clk:1
P1.3	ctb0_oa1_out	Smartlo[2].io[3]	tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]	scb[2].i2c_sda:2	scb[0].spi_select0:1
P1.4	ctb0_oa1-	Smartlo[2].io[4]	tcpwm.line[6]:1			scb[3].i2c_scl:0	scb[0].spi_select1:1
P1.5	ctb0_oa1+	Smartlo[2].io[5]	tcpwm.line_compl[6]:1			scb[3].i2c_sda:0	scb[0].spi_select2:1
P1.6	ctb0_oa0+	Smartlo[2].io[6]	tcpwm.line[7]:1				scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1	Smartlo[2].io[7]	tcpwm.line_compl[7]:1				scb[2].spi_clk:1
P2.0	sarmux[0]	Smartlo[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	Smartlo[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	Smartlo[0].io[2]	tcpwm.line[5]:1				scb[1].spi_clk:2
P2.3	sarmux[3]	Smartlo[0].io[3]	tcpwm.line_compl[5]:1				scb[1].spi_select0:2



# Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S Plus. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DD}$  input.

### Figure 5. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is  $1.8 \text{ V} \pm 5\%$  (externally regulated; 1.71 to 1.89, internal regulator bypassed).

## Mode 1: 1.8 V to 5.5 V External Supply

In this mode, PSoC 4100S Plus is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of PSoC 4100S Plus supplies the internal logic and its output is connected to the V<sub>CCD</sub> pin. The V<sub>CCD</sub> pin must be bypassed to ground via an external capacitor (0.1  $\mu$ F; X5R ceramic or better) and must not be connected to anything else.

## Mode 2: 1.8 V ±5% External Supply


In this mode, PSoC 4100S Plus is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range, in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

## Figure 6. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

## Power supply bypass connections example







# **Electrical Specifications**

### Absolute Maximum Ratings

### Table 1. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to $V_{SS}$	-0.5	-	6		_
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to $V_{SS}$	-0.5	-	1.95	V	-
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	-	V <sub>DD</sub> +0.5		_
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25		_
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for V <sub>IH</sub> > $V_{DDD}$ , and Min for V <sub>IL</sub> < V <sub>SS</sub>	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-	v	-
BID46	LU	Pin current for latch-up	-140	-	140	mA	_

### **Device Level Specifications**

All specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### Table 2. DC Specifications

Typical values measured at V<sub>DD</sub> = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID53	V <sub>DD</sub>	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V <sub>DD</sub>	Power supply input voltage ( $V_{CCD}$ = $V_{DDD}$ = $V_{DDA}$ )	1.71	-	1.89	V	Internally unregulated supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	-	1.8	-		_
SID55	C <sub>EFC</sub>	External regulator voltage bypass	-	0.1	-	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply bypass capacitor	_	1	-	μ	X5R ceramic or better
Active Mode, V	/ <sub>DD</sub> = 1.8 V to 5	.5 V. Typical values measured at VDD	= 3.3 V an	d 25 °C.		•	
SID10	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	-	1.8	2.4		Max is at 85 °C and 5.5 V
SID16	I <sub>DD8</sub>	Execute from flash; CPU at 24 MHz	-	3.0	4.6	mA	Max is at 85 °C and 5.5 V
SID19	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	_	5.4	7.1		Max is at 85 °C and 5.5 V

Note

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID283	V <sub>OUT_1</sub>	power=hi, lload=10 mA	0.5	_	V <sub>DDA</sub> -0.5		_
SID284	V <sub>OUT_2</sub>	power=hi, lload=1 mA	0.2	_	V <sub>DDA</sub> -0.2	V	_
SID285	V <sub>OUT_3</sub>	power=med, lload=1 mA	0.2	-	V <sub>DDA</sub> -0.2	v	-
SID286	V <sub>OUT_4</sub>	power=lo, lload=0.1 mA	0.2	-	V <sub>DDA</sub> -0.2		-
SID288	V <sub>OS_TR</sub>	Offset voltage, trimmed	-1.0	±0.5	1.0		High mode, input 0 V to V <sub>DDA</sub> -0.2 V
SID288A	V <sub>OS_TR</sub>	Offset voltage, trimmed	-	±1	_	mV	Medium mode, input 0 V to V <sub>DDA</sub> -0.2 V
SID288B	V <sub>OS_TR</sub>	Offset voltage, trimmed	-	±2	-		Low mode, input 0 V to V <sub>DDA</sub> -0.2 V
SID290	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-10	±3	10	μV/°C	High mode
SID290A	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-	±10	-		Medium mode
SID290B	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	_	±10	-	μV/°C	Low mode
SID291	CMRR	DC	70	80	-		Input is 0 V to $V_{DDA}$ -0.2 V, Output is 0.2 V to $V_{DDA}$ -0.2 V
SID292	PSRR	At 1 kHz, 10-mV ripple	70	85	-	dB	V <sub>DDD</sub> = 3.6 V, high-power mode, input is 0.2 V to V <sub>DDA</sub> -0.2 V
	Noise						
SID294	VN2	Input-referred, 1 kHz, power = Hi	-	72	_		Input and output are at 0.2 V to $V_{DDA}$ -0.2 V
SID295	VN3	Input-referred, 10 kHz, power = Hi	Ι	28	_	nV/rtHz	Input and output are at 0.2 V to V <sub>DDA</sub> -0.2 V
SID296	VN4	Input-referred, 100 kHz, power = Hi	-	15	-		Input and output are at 0.2 V to V <sub>DDA</sub> -0.2 V
SID297	C <sub>LOAD</sub>	Stable up to max. load. Performance specs at 50 pF.	-	_	125	pF	_
SID298	SLEW_RATE	Cload = 50 pF, Power = High, $V_{DDA}$ = 2.7 V	6	-	-	V/µs	-
SID299	T_OP_WAKE	From disable to enable, no external RC dominating	-	-	25	μs	_
SID299A	OL_GAIN	Open Loop Gain	-	90	-	dB	
	COMP_MODE	Comparator mode; 50 mV drive, T <sub>rise</sub> =T <sub>fall</sub> (approx.)					

## Table 8. CTBm Opamp Specifications (continued)



Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID300	TPD1	Response time; power=hi	-	150	-		Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID301	TPD2	Response time; power=med	-	500	-	ns	Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID302	TPD3	Response time; power=lo	-	2500	_		Input is 0.2 V to V <sub>DDA</sub> -0.2 V
SID303	VHYST_OP	Hysteresis	-	10	Ι	mV	_
SID304	WUP_CTB	Wake-up time from Enabled to Usable	-	-	25	μs	_
	Deep Sleep Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					
SID_DS_1	I <sub>DD_HI_M1</sub>	Mode 1, High current	-	1400	-		25 °C
SID_DS_2	I <sub>DD_MED_M1</sub>	Mode 1, Medium current	-	700	-		25 °C
SID_DS_3	I <sub>DD_LOW_M1</sub>	Mode 1, Low current	-	200	I		25 °C
SID_DS_4	I <sub>DD_HI_M2</sub>	Mode 2, High current	-	120	-	μA	25 °C
SID_DS_5	I <sub>DD_MED_M2</sub>	Mode 2, Medium current	-	60	-		25 °C
SID_DS_6	I <sub>DD_LOW_M2</sub>	Mode 2, Low current	-	15	-		25 °C
SID_DS_7	G <sub>BW_HI_M1</sub>	Mode 1, High current	-	4	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_8	G <sub>BW_MED_M1</sub>	Mode 1, Medium current	-	2	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_9	G <sub>BW_LOW_M1</sub>	Mode 1, Low current	-	0.5	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_10	G <sub>BW_HI_M2</sub>	Mode 2, High current	-	0.5	_	MHz	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_11	G <sub>BW_MED_M2</sub>	Mode 2, Medium current	-	0.2	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_12	G <sub>BW_Low_M2</sub>	Mode 2, Low current	-	0.1	-		20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -0.2 V
SID_DS_13	V <sub>OS_HI_M1</sub>	Mode 1, High current	-	5	-		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_14	V <sub>OS_MED_M1</sub>	Mode 1, Medium current	-	5	-		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_15	V <sub>OS_LOW_M2</sub>	Mode 1, Low current	-	5	_	mV	With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_16	V <sub>OS_HI_M2</sub>	Mode 2, High current	_	5	_		With trim 25 °C, 0.2V to V <sub>DDA</sub> -0.2 V
SID_DS_17	V <sub>OS_MED_M2</sub>	Mode 2, Medium current	-	5	_		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V
SID_DS_18	V <sub>OS_LOW_M2</sub>	Mode 2, Low current	-	5	-		With trim 25 °C, 0.2 V to $V_{DDA}$ -0.2 V

## Table 8. CTBm Opamp Specifications (continued)



Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID_DS_19	I <sub>OUT_HI_M1</sub>	Mode 1, High current	_	10	1	-	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_20	I <sub>OUT_MED_M1</sub>	Mode 1, Medium current	_	10	1		Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_21	I <sub>OUT_LOW_M1</sub>	Mode 1, Low current	_	4	-	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_22	I <sub>OUT_HI_M2</sub>	Mode 2, High current	-	1	-		
SID_DS_23	I <sub>OU_MED_M2</sub>	Mode 2, Medium current	_	1	-		
SID_DS_24	I <sub>OU_LOW_M2</sub>	Mode 2, Low current	_	0.5	_		

### Table 8. CTBm Opamp Specifications (continued)

Comparator

### Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID84	V <sub>OFFSET1</sub>	Input offset voltage, Factory trim	-	-	±10		
SID85	V <sub>OFFSET2</sub>	Input offset voltage, Custom trim	_	_	±4	mV	
SID86	V <sub>HYST</sub>	Hysteresis when enabled	_	10	35		
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	_	V <sub>DDD</sub> -0.1		Modes 1 and 2
SID247	V <sub>ICM2</sub>	Input common mode voltage in low power mode	0	_	V <sub>DDD</sub>	V	
SID247A	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	_	V <sub>DDD</sub> -1.15		V <sub>DDD</sub> ≥ 2.2 V at –40 °C
SID88	C <sub>MRR</sub>	Common mode rejection ratio	50	_	_	dB	V <sub>DDD</sub> ≥ 2.7V
SID88A	C <sub>MRR</sub>	Common mode rejection ratio	42	_	_	uБ	V <sub>DDD</sub> ≤ 2.7V
SID89	I <sub>CMP1</sub>	Block current, normal mode	-	_	400		
SID248	I <sub>CMP2</sub>	Block current, low power mode	-	_	100	μA	
SID259	I <sub>CMP3</sub>	Block current in ultra low-power mode	-	—	6		V <sub>DDD</sub> ≥ 2.2 V at –40 °C
SID90	Z <sub>CMP</sub>	DC Input impedance of comparator	35	-	-	MΩ	

## Table 10. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	-	38	110	25	
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	-	70	200	ns	
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	-	2.3	15	μs	V <sub>DDD</sub> ≥ 2.2 V at –40 °C

Note

6. Guaranteed by characterization.



Table 13.	CSD and	<b>IDAC Specifications</b>	(continued)
-----------	---------	----------------------------	-------------

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	-	82	μA	LSB = 300-nA typ
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	-	660	μA	LSB = 2.4-µA typ
SID320	IDACOFFSET	All zeroes input	-	_	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	_	-	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	_	-	9.2	LSB	LSB = 37.5-nA typ
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	-	-	5.6	LSB	LSB = 300-nA typ
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	_	-	6.8	LSB	LSB = 2.4-µA typ
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	_	-	5	μs	Full-scale transition. No external load
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	_	_	5	μs	Full-scale transition. No external load
SID325	CMOD	External modulator capacitor.	_	2.2	-	nF	5-V rating, X7R or NP0 cap

10-bit CapSense ADC

## Table 14. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SIDA94	A_RES	Resolution	-	-	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	-	-	16		Defined by AMUX Bus
SIDA97	A-MONO	Monotonicity	-	-	-	Yes	
SIDA98	A_GAINERR	Gain error	-	-	±3	%	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA99	A_OFFSET	Input offset voltage	_	_	±18	mV	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA100	A_ISAR	Current consumption	-	-	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	V <sub>SSA</sub>	-	V <sub>DDA</sub>	V	
SIDA103	A_INRES	Input resistance	_	2.2	-	KΩ	
SIDA104	A_INCAP	Input capacitance	_	20	-	pF	
SIDA106	A_PSRR	Power supply rejection ratio	-	60	_	dB	In $V_{REF}$ (2.4 V) mode with $V_{DDA}$ bypass capacitance of 10 $\mu$ F
SIDA107	A_TACQ	Sample acquisition time	-	1	-	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	-	21.3	μs	Does not include acqui- sition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	_	85.3	μs	Does not include acqui- sition time. Equivalent to 11.6 ksps including acquisition time.



## Table 14. 10-bit CapSense ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	-	61	-		With 10-Hz input sine wave, external 2.4-V reference, V <sub>REF</sub> (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	_	-	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	-	-	2	LSB	V <sub>REF</sub> = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	-	—	1	LSB	

# **Digital Peripherals**

Timer Counter Pulse-Width Modulator (TCPWM)

## Table 15. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	-	-	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	-	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM <sub>FREQ</sub>	Operating frequency	_	-	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM <sub>ENEXT</sub>	Input trigger pulse width	2/Fc	-	-		For all trigger events <sup>[7]</sup>
SID.TCPWM.5	TPWM <sub>EXT</sub>	Output trigger pulse widths	2/Fc	-	_		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC <sub>RES</sub>	Resolution of counter	1/Fc	-	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	1/Fc	-	_		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs

# ľC

## Table 16. Fixed I<sup>2</sup>C DC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	-	50		_
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	-	-	135		_
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	-	-	310	μA	_
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	-	1	-		

## Table 17. Fixed I<sup>2</sup>C AC Specifications<sup>[7]</sup>

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	-	-	1	Msps	-

Note 7. Guaranteed by characterization.



## Memory

### Table 24. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	-	5.5	V	-

### Table 25. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[10]</sup>	Row (block) write time (erase and program)	-	_	20		Row (block) = 256 bytes
SID175	T <sub>ROWERASE</sub> <sup>[10]</sup>	Row erase time	-	_	16	ms	-
SID176	T <sub>ROWPROGRAM</sub> <sup>[10]</sup>	Row program time after erase	-	_	4		-
SID178	T <sub>BULKERASE</sub> <sup>[10]</sup>	Bulk erase time (64 KB)	-	_	35		-
SID180 <sup>[11]</sup>	T <sub>DEVPROG</sub> <sup>[10]</sup>	Total device program time	-	-	7	Seconds	-
SID181 <sup>[11]</sup>	F <sub>END</sub>	Flash endurance	100 K	-	-	Cycles	-
SID182 <sup>[11]</sup>	F <sub>RET</sub>	Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	_	-	Years	-
SID182A <sup>[11]</sup>	-	Flash retention. $T_A \le 85 \text{ °C}$ , 10 K P/E cycles	10	_	-	Tears	_
SID256	TWS48	Number of Wait states at 48 MHz	2	_	-		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

## System Resources

### Power-on Reset (POR)

## Table 26. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	-	67	V/ms	At power-up
SID185 <sup>[11]</sup>	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.5	V	-
SID186 <sup>[11]</sup>	V <sub>FALLIPOR</sub>	Falling trip voltage	0.70	-	1.4		-

## Table 27. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 <sup>[11]</sup>	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	-	1.62	V	-
SID192 <sup>[11]</sup>	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.11	_	1.5		-

Notes
10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



### SWD Interface

## Table 28. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>	
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	-	Ι	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency	
SID214	F_SWDCLK2	$1.71 \text{ V} \leq \text{V}_{DD} \leq 3.3 \text{ V}$	-	-	7		SWDCLK ≤ 1/3 CPU clock frequency	
SID215 <sup>[12]</sup>	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	_		-	
SID216 <sup>[12]</sup>	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	_	ne	-	
SID217 <sup>[12]</sup>	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5*T	ns	-	
SID217A <sup>[12]</sup>	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	—		_	

## Internal Main Oscillator

## Table 29. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	-	-	250	μA	-
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	-	-	180	μA	_

## Table 30. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation at 24, 32, and 48 MHz (trimmed)	_	-	±2	%	
SID226	T <sub>STARTIMO</sub>	IMO startup time	-	-	7	μs	_
SID228	T <sub>JITRMSIMO2</sub>	RMS jitter at 24 MHz	_	145	-	ps	_

## Internal Low-Speed Oscillator

## Table 31. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I <sub>ILO1</sub>	ILO operating current		0.3	1.05	μA	_

### Table 32. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 <sup>[12]</sup>	T <sub>STARTILO1</sub>	ILO startup time	-	-	2	ms	-
SID236 <sup>[12]</sup>	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	-
SID237	F <sub>ILOTRIM1</sub>	ILO frequency range	20	40	80	kHz	_



# **Ordering Information**

The marketing part numbers for the PSoC 4100S Plus devices are listed in the following table.

									Features								Pa	ckag	es
Category	NGM	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Op-amp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	SAR ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	ECO	CAN Controller	Smart I/Os	GPIO	44-TQFP (0.8-mm pitch)	64-TQFP (0.5-mm pitch)	64-TQFP (0.8-mm pitch)
	CY8C4126AXI-S443	24	64	8	2	0	1	1	806 ksps	2	8	4	>	0	24	36	~	Ι	-
	CY8C4126AZI-S445	24	64	8	2	0	1	1	806 ksps	2	8	5	~	0	24	54	Ι	>	-
4126	CY8C4126AXI-S445	24	64	8	2	0	1	1	806 ksps	2	8	5	~	0	24	54	I	I	~
	CY8C4126AZI-S455	24	64	8	2	1	1	1	806 ksps	2	8	5	~	0	24	54	Ι	~	-
	CY8C4126AXI-S455	24	64	8	2	1	1	1	806 ksps	2	8	5	~	0	24	54	I	I	~
	CY8C4146AXI-S443	48	64	8	2	0	1	1	1 Msps	2	8	4	~	0	24	36	1	Ι	-
	CY8C4146AZI-S445	48	64	8	2	0	1	1	1 Msps	2	8	5	>	0	24	54	Ι	~	-
4146	CY8C4146AXI-S445	48	64	8	2	0	1	1	1 Msps	2	8	5	~	0	24	54	-	-	~
4140	CY8C4146AXI-S453	48	64	8	2	1	1	1	1 Msps	2	8	4	~	0	24	36	~	-	-
	CY8C4146AZI-S455	48	64	8	2	1	1	1	1 Msps	2	8	5	~	0	24	54	-	~	-
	CY8C4146AXI-S455	48	64	8	2	1	1	1	1 Msps	2	8	5	~	0	24	54	-	-	~
	CY8C4127AXI-S443	24	128	16	2	0	1	1	806 ksps	2	8	4	~	0	24	36	~	-	-
	CY8C4127AZI-S445	24	128	16	2	0	1	1	806 ksps	2	8	5	~	0	24	54	-	~	-
4127	CY8C4127AXI-S445	24	128	16	2	0	1	1	806 ksps	2	8	5	~	0	24	54	-	-	~
4127	CY8C4127AXI-S453	24	128	16	2	1	1	1	806 ksps	2	8	4	~	0	24	36	~	Ι	-
	CY8C4127AZI-S455	24	128	16	2	1	1	1	806 ksps	2	8	5	~	0	24	54	Ι	~	-
	CY8C4127AXI-S455	24	128	16	2	1	1	1	806 ksps	2	8	5	~	0	24	54	-	-	~
	CY8C4147AXI-S443	48	128	16	2	0	1	1	1 Msps	2	8	4	~	0	24	36	~	-	-
	CY8C4147AZI-S445	48	128	16	2	0	1	1	1 Msps	2	8	5	~	0	24	54	-	~	—
	CY8C4147AXI-S445	48	128	16	2	0	1	1	1 Msps	2	8	5	~	0	24	54	-	-	~
	CY8C4147AXI-S453	48	128	16	2	1	1	1	1 Msps	2	8	4	V	0	24	36	~	-	-
4147	CY8C4147AZI-S455	48	128	16	2	1	1	1	1 Msps	2	8	5	~	0	24	54	_	~	-
4147	CY8C4147AXI-S455	48	128	16	2	1	1	1	1 Msps	2	8	5	~	0	24	54	-	-	~
	CY8C4147AZI-S465	48	128	16	2	0	1	1	1 Msps	2	8	5	~	1	24	54	-	~	-
	CY8C4147AXI-S465	48	128	16	2	0	1	1	1 Msps	2	8	5	~	1	24	54	-	-	~
	CY8C4147AZI-S475	48	128	16	2	1	1	1	1 Msps	2	8	5	~	1	24	54	-	~	-
	CY8C4147AXI-S475	48	128	16	2	1	1	1	1 Msps	2	8	5	~	1	24	54	-	-	~



# Acronyms

### Table 44. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm <sup>®</sup>	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

## Table 44. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
l <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
lir	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
	programmable array logic, see also PLD



Acronym	Description
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC®	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol

## Table 44. Acronyms Used in this Document (continued)

# Table 44. Acronyms Used in this Document (continued)

Acronym	Description
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

## **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation 2017-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, under the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of the applications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to the reform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from any conducts.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.