



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x10b Slope, 16x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4147azi-s465

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - AN57821: Mixed Signal Circuit Board Layout
 - □ AN81623: Digital Design Best Practices
 - AN73854: Introduction To Bootloaders
 - □ AN89610: Arm Cortex Code Optimization
 - □ AN85951: PSoC[®] 4 and PSoC Analog Coprocessor CapSense[®] Design Guide
- Technical Reference Manual (TRM) is in two documents:
 Architecture TRM details each PSoC 4 functional block.
 Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - □ CY8CKIT-041-41XX PSoC 4100S CapSense Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino[™] compatible shields.
 - □ CY8CKIT-149 PSoC® 4100S Plus Prototyping Kit enables you to evaluate and develop with Cypress' fourth-generation, low-power CapSense solution using the PSoC 4100S Plus devices.

The MiniProg3 device provides an interface for flash programming and debug.

- Software User Guide:
 - A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.
- Component Datasheets:
 - The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component datasheets provide all the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.
- Online:
 - In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.



PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets




Figure 1. Multiple-Sensor Example Project in PSoC Creator

PSoC[®] 4: PSoC 4100S Plus Datasheet




Port/Pin	Analog	Smart I/O	ACT #0	ACT #1	ACT #3	DS #2	DS #3
P2.4	sarmux[4]	Smartlo[0].io[4]	tcpwm.line[0]:1	scb[3].uart_rx:1			scb[1].spi_select1:1
P2.5	sarmux[5]	Smartlo[0].io[5]	tcpwm.line_compl[0]:1	scb[3].uart_tx:1			scb[1].spi_select2:1
P2.6	sarmux[6]	Smartlo[0].io[6]	tcpwm.line[1]:1	scb[3].uart_cts:1			scb[1].spi_select3:1
P2.7	sarmux[7]	Smartlo[0].io[7]	tcpwm.line_compl[1]:1	scb[3].uart rts:1		lpcomp.comp[0]:0	scb[2].spi_mosi:1
1 2.7	odimax[/]			000[0].001(_10.1		ipoomp.comp[o].o	000[2].0pi_m00i.1
P6.0			tcpwm.line[4]:1	scb[3].uart_rx:0	can.can_tx_enb_n:0	scb[3].i2c_scl:1	scb[3].spi_mosi:0
P6.1			tcpwm.line_compl[4]:1	scb[3].uart_tx:0	can.can_rx:0	scb[3].i2c_sda:1	scb[3].spi_miso:0
P6.2			tcpwm.line[5]:0	scb[3].uart_cts:0	can.can_tx:0		scb[3].spi_clk:0
P6.3			tcpwm.line_compl[5]:0	scb[3].uart_rts:0			scb[3].spi_select0:0
P6.4			tcpwm.line[6]:0			scb[4].i2c_scl	scb[3].spi_select1:0
P6.5			tcpwm.line_compl[6]:0			scb[4].i2c_sda	scb[3].spi_select2:0
P3.0		Smartlo[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		Smartlo[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		Smartlo[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		Smartlo[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		Smartlo[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		Smartlo[1].io[5]	tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		Smartlo[1].io[6]	tcpwm.line[3]:0			scb[4].spi_select3	scb[1].spi_select3:0
P3.7		Smartlo[1].io[7]	tcpwm.line_compl[3]:0			lpcomp.comp[1]:1	scb[2].spi_miso:1
P4.0	csd.vref_ext			scb[0].uart_rx:0	can.can_rx:1	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshield			scb[0].uart_tx:0	can.can_tx:1	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmod			scb[0].uart_cts:0	can.can_tx_enb_n:1	lpcomp.comp[0]:1	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:2	scb[0].spi_select0:0
P4.4				scb[4].uart_rx		scb[4].spi_mosi	scb[0].spi_select1:2
P4.5				scb[4].uart_tx		scb[4].spi_miso	scb[0].spi_select2:2
P4.6				scb[4].uart_cts		scb[4].spi_clk	scb[0].spi_select3:2
P4.7				scb[4].uart_rts		scb[4].spi_select0	
P5.6			tcpwm.line[7]:0			scb[4].spi_select1	scb[2].spi_select3:0
P5.7			tcpwm.line_compl[7]:0			scb[4].spi_select2	
P7.0			tcpwm.line[0]:2	scb[3].uart_rx:2		scb[3].i2c_scl:2	scb[3].spi_mosi:1
P7.1			tcpwm.line_compl[0]:2	scb[3].uart_tx:2		scb[3].i2c_sda:2	scb[3].spi_miso:1
P7.2			tcpwm.line[1]:2	scb[3].uart_cts:2			scb[3].spi_clk:1



Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4100S Plus. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input.

Figure 5. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is $1.8 \text{ V} \pm 5\%$ (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, PSoC 4100S Plus is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of PSoC 4100S Plus supplies the internal logic and its output is connected to the V_{CCD} pin. The V_{CCD} pin must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply


In this mode, PSoC 4100S Plus is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 6. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example







Electrical Specifications

Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings^[1]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V_{SS}	-0.5	-	6		_
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V_{SS}	-0.5	-	1.95	V	-
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	-	V _{DD} +0.5		_
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	-	25		-
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V_{DDD} , and Min for V _{IL} < V _{SS}	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-		-
BID46	LU	Pin current for latch-up	-140	-	140	mA	_

Device Level Specifications

All specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 2. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID53	V _{DD}	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V _{DD}	Power supply input voltage (V_{CCD} = V_{DDD} = V_{DDA})	1.71	-	1.89	V	Internally unregulated supply
SID54	V _{CCD}	Output voltage (for core logic)	-	1.8	-		_
SID55	C _{EFC}	External regulator voltage bypass	-	0.1	-	- μF	X5R ceramic or better
SID56	C _{EXC}	Power supply bypass capacitor	_	1	-	μ	X5R ceramic or better
Active Mode, V	/ _{DD} = 1.8 V to 5	.5 V. Typical values measured at VDD	= 3.3 V an	d 25 °C.		•	
SID10	I _{DD5}	Execute from flash; CPU at 6 MHz	-	1.8	2.4		Max is at 85 °C and 5.5 V
SID16	I _{DD8}	Execute from flash; CPU at 24 MHz	-	3.0	4.6	mA	Max is at 85 °C and 5.5 V
SID19	I _{DD11}	Execute from flash; CPU at 48 MHz	_	5.4	7.1		Max is at 85 °C and 5.5 V

Note

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



GPIO

Table 4. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID57	V _{IH} ^[3]	Input voltage high threshold	$0.7\times V_{DDD}$	-	-		CMOS Input
SID58	V _{IL}	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$		CMOS Input
SID241	V _{IH} ^[3]	LVTTL input, V _{DDD} < 2.7 V	$0.7\times V_{DDD}$	-	-		_
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	-	_	$0.3 \times V_{DDD}$		_
SID243	V _{IH} ^[3]	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	_		_
SID244	V _{IL}	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	_	-	0.8	V	_
SID59	V _{OH}	Output voltage high level	V _{DDD} -0.6	-	-		I_{OH} = 4 mA at 3 V V_{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} –0.5	-	-		I _{OH} = 1 mA at 1.8 V V _{DDD}
SID61	V _{OL}	Output voltage low level	-	-	0.6		I _{OL} = 4 mA at 1.8 V V _{DDD}
SID62	V _{OL}	Output voltage low level	-	-	0.6		I_{OL} = 10 mA at 3 V V _{DDD}
SID62A	V _{OL}	Output voltage low level	-	-	0.4		I_{OL} = 3 mA at 3 V V_{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	-
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	N22	_
SID65	I _{IL}	Input leakage current (absolute value)	-	_	2	nA	25 °C, V _{DDD} = 3.0 V
SID66	C _{IN}	Input capacitance	-	-	7	pF	-
SID67 ^[4]	V _{HYSTTL}	Input hysteresis LVTTL	25	40	-		$V_{DDD} \ge 2.7 V$
SID68 ^[4]	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	-	-	mV	V _{DD} < 4.5 V
SID68A ^[4]	V _{HYSCMOS5V5}	Input hysteresis CMOS	200	-	-		V _{DD} > 4.5 V
SID69 ^[4]	IDIODE	Current through protection diode to V_{DD}/V_{SS}	-	_	100	μA	_
SID69A ^[4]	I _{TOT_GPIO}	Maximum total source or sink chip current	-	_	200	mA	-

Table 5. GPIO AC Specifications(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	_	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	_	12	115	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	-	60	_	3.3 V V _{DDD} , Cload = 25 pF

3. V_{IH} must not exceed V_{DDD} + 0.2 V.
 4. Guaranteed by characterization.



Table 5. GPIO AC Specifications (continued)

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID73	T _{FALLS}	Fall time in slow strong mode	10	-	60	_	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO F _{OUT} ; 3.3 V \leq V _{DDD} \leq 5.5 V Fast strong mode	_	-	33		90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO F _{OUT} ; 1.71 V≤ V _{DDD} ≤ 3.3 V Fast strong mode	_	_	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F _{OUT} ; 3.3 V \leq V _{DDD} \leq 5.5 V Slow strong mode	_	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO F_{OUT} ; 1.71 V \leq V _{DDD} \leq 3.3 V Slow strong mode.	_	-	3.5		90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V	_	_	48		90/10% V _{IO}

XRES

Table 6. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
SID77	V _{IH}	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS Input	
SID78	V _{IL}	Input voltage low threshold	-	-	$0.3\times V_{DDD}$	v		
SID79	R _{PULLUP}	Pull-up resistor	-	60	-	kΩ	-	
SID80	C _{IN}	Input capacitance	-	-	7	pF	-	
SID81 ^[5]	V _{HYSXRES}	Input voltage hysteresis	-	100	-	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5 V	
SID82	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	_	_	100	μA		

Table 7. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 ^[5]	T _{RESETWIDTH}	Reset pulse width	1	-	-	μs	-
BID194 ^[5]	TRESETWAKE	Wake-up time from reset release	-	-	2.7	ms	-



Analog Peripherals

CTBm Opamp

Table 8. CTBm Opamp Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
	I _{DD}	Opamp block current, External load					
SID269	I _{DD_HI}	power=hi	-	1100	1850		-
SID270	I _{DD_MED}	power=med	-	550	950	μA	_
SID271	I _{DD_LOW}	power=lo	-	150	350		_
	G _{BW}	Load = 20 pF, 0.1 mA V _{DDA} = 2.7 V		-			
SID272	G _{BW_HI}	power=hi	6	-	-		Input and output are 0.2 V to V _{DDA} -0.2 V
SID273	G _{BW_MED}	power=med	3	-	-	MHz	Input and output are 0.2 V to V _{DDA} -0.2 V
SID274	G _{BW_LO}	power=lo	-	1	-		Input and output are 0.2 V to V _{DDA} -0.2 V
	I _{OUT_MAX}	V_{DDA} = 2.7 V, 500 mV from rail					
SID275	I _{OUT_MAX_HI}	power=hi	10	-	-		Output is 0.5 V to V _{DDA} -0.5 V
SID276	I _{OUT_MAX_MID}	power=mid	10	-	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID277	I _{OUT_MAX_LO}	power=lo	-	5	-		Output is 0.5 V to V _{DDA} -0.5 V
	I _{OUT}	V _{DDA} = 1.71 V, 500 mV from rail					
SID278	I _{OUT_MAX_HI}	power=hi	4	_	-		Output is 0.5 V to V _{DDA} -0.5 V
SID279	I _{OUT_MAX_MID}	power=mid	4	_	-	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID280	I _{OUT_MAX_LO}	power=lo	_	- 2 -		Output is 0.5 V to V _{DDA} -0.5 V	
	I _{DD_Int}	Opamp block current Internal Load					
SID269_I	I _{DD_HI_Int}	power=hi	-	1500	1700		-
SID270_I	I _{DD_MED_Int}	power=med	-	700	900	μA	_
	I _{DD_LOW_Int}	power=lo	-	-	-		_
SID271_I	G _{BW}	V _{DDA} = 2.7 V	-	_	_		-
SID272_I	G _{BW_HI_Int}	power=hi	8	_	_	MHz	Output is 0.25 V to V _{DDA} -0.25 V
		General opamp specs for both internal and external modes			·I		
SID281	V _{IN}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	-	V _{DDA} -0 .2		-
SID282	V _{CM}	Charge-pump on, V _{DDA} = 2.7 V	-0.05	-	V _{DDA} -0 .2	V	_
	V _{OUT}	V _{DDA} = 2.7 V		1	<u> </u>		1



Temperature Sensor

Table 11. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details / Conditions
SID93	TSENSACC	Temperature sensor accuracy	-5	±1	5	°C	–40 to +85 °C

SAR ADC

Table 12. SAR ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SAR ADC	DC Specification	ons					
SID94	A_RES	Resolution	-	-	12	bits	
SID95	A_CHNLS_S	Number of channels - single ended	-	-	16		
SID96	A-CHNKS_D	Number of channels - differential	-	_	4		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	-	-	-		Yes
SID98	A_GAINERR	Gain error	-	_	±0.1	%	With external reference
SID99	A_OFFSET	Input offset voltage	-	_	2	mV	Measured with 1-V reference
SID100	A_ISAR	Current consumption	-	-	1	mA	
SID101	A_VINS	Input voltage range - single ended	V_{SS}	-	V _{DDA}	V	
SID102	A_VIND	Input voltage range - differential	V_{SS}	-	V _{DDA}	V	
SID103	A_INRES	Input resistance	_	-	2.2	KΩ	
SID104	A_INCAP	Input capacitance	_	-	10	pF	
SID260	VREFSAR	Trimmed internal reference to SAR	-	-	TBD	V	
SAR ADC	AC Specification	ons					
SID106	A_PSRR	Power supply rejection ratio	70	-	-	dB	
SID107	A_CMRR	Common mode rejection ratio	66	-	-	dB	Measured at 1 V
SID108	A_SAMP	Sample rate	-	-	1	Msps	
SID109	A_SNR	Signal-to-noise and distortion ratio (SINAD)	65	—	-	dB	F _{IN} = 10 kHz
SID110	A_BW	Input bandwidth without aliasing	-	-	A_samp/2	kHz	
SID111	A_INL	Integral non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	-1.7	-	2	LSB	V_{REF} = 1 to V_{DD}
SID111A	A_INL	Integral non linearity. V _{DDD} = 1.71 to 3.6, 1 Msps	-1.5	-	1.7	LSB	V _{REF} = 1.71 to V _{DD}
SID111B	A_INL	Integral non linearity. V_{DD} = 1.71 to 5.5, 500 ksps	-1.5	-	1.7	LSB	V_{REF} = 1 to V_{DD}
SID112	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 1 Msps	-1	-	2.2	LSB	V _{REF} = 1 to V _{DD}
SID112A	A_DNL	Differential non linearity. V _{DD} = 1.71 to 3.6, 1 Msps	-1	-	2	LSB	V _{REF} = 1.71 to V _{DD}
SID112B	A_DNL	Differential non linearity. V _{DD} = 1.71 to 5.5, 500 ksps	–1	-	2.2	LSB	V _{REF} = 1 to V _{DD}
SID113	A_THD	Total harmonic distortion	-	—	-65	dB	Fin = 10 kHz
SID261	FSARINTREF	SAR operating speed without external reference bypass	I	_	100	ksps	12-bit resolution



Table 14. 10-bit CapSense ADC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	-	61	-		With 10-Hz input sine wave, external 2.4-V reference, V _{REF} (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	_	-	22.4	KHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	-	-	2	LSB	V _{REF} = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	-	—	1	LSB	

Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 15. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	-	-	155	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	-	-	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	_	-	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/Fc	-	-		For all trigger events ^[7]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/Fc	-	_		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	-	_		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs

ľC

Table 16. Fixed I²C DC Specifications^[7]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	50		-
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	135		_
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	-	310	μA	_
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	-	1	-		

Table 17. Fixed I²C AC Specifications^[7]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	-	-	1	Msps	-

Note 7. Guaranteed by characterization.



SPI

Table 18. SPI DC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	-	-	360		-
SID164	ISPI2	Block current consumption at 4 Mbps	-	-	560	μA	-
SID165	ISPI3	Block current consumption at 8 Mbps	-	-	600		-

Table 19. SPI AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions			
SID166	FSPI	SPI Operating frequency (Master; 6X Oversampling)	-	-	8	MHz				
Fixed SPI	Fixed SPI Master Mode AC Specifications									
SID167	TDMO	MOSI Valid after SClock driving edge	-	-	15		-			
SID168	TDSI	MISO Valid before SClock capturing edge	20	-	-	ns	Full clock, late MISO sampling			
SID169	тнмо	Previous MOSI data hold time	0	-	-		Referred to Slave capturing edge			
Fixed SPI	Slave Mode AC	Specifications								
SID170	томі	MOSI Valid before Sclock Capturing edge	40	-	-		-			
SID171	TDSO	MISO Valid after Sclock driving edge	-	-	42 + 3*Tcpu	ns	T _{CPU} = 1/F _{CPU}			
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	_	-	48		_			
SID172	THSO	Previous MISO data hold time	0	_	_		_			
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	-	-	100	ns	-			

UART

Table 20. UART DC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	-	-	55	μA	_
SID161	I _{UART2}	Block current consumption at 1000 Kbps	-	-	312	μA	-

Table 21. UART AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	_	1	1	Mbps	_



Memory

Table 24. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V _{PE}	Erase and program voltage	1.71	-	5.5	V	-

Table 25. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[10]	Row (block) write time (erase and program)	-	-	20		Row (block) = 256 bytes
SID175	T _{ROWERASE} ^[10]	Row erase time	-	_	16	ms	-
SID176	T _{ROWPROGRAM} ^[10]	Row program time after erase	-	_	4	_	-
SID178	T _{BULKERASE} ^[10]	Bulk erase time (64 KB)	-	_	35		-
SID180 ^[11]	T _{DEVPROG} ^[10]	Total device program time	-	-	7	Seconds	-
SID181 ^[11]	F _{END}	Flash endurance	100 K	-	-	Cycles	-
SID182 ^[11]	F _{RET}	Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	_	-	Years	-
SID182A ^[11]	-	Flash retention. $T_A \le 85 \text{ °C}$, 10 K P/E cycles	10	_	-	Tears	_
SID256	TWS48	Number of Wait states at 48 MHz	2	_	-		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

System Resources

Power-on Reset (POR)

Table 26. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	-	67	V/ms	At power-up
SID185 ^[11]	V _{RISEIPOR}	Rising trip voltage	0.80	-	1.5	V	-
SID186 ^[11]	V _{FALLIPOR}	Falling trip voltage	0.70	-	1.4		-

Table 27. Brown-out Detect (BOD) for $V_{\mbox{\scriptsize CCD}}$

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 ^[11]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	-	1.62	V	-
SID192 ^[11]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	_	1.5		-

Notes
10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



Smart I/O

Table 38. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID252	—	Max delay added by Smart I/O in bypass mode	Ι	-	1.6	ns	

CAN

Table 39. CAN Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID420	IDD_CAN	Block current consumption	-	-	200	μA	
SID421	CAN_bits	CAN Bit rate	_	-	1	Mbps	Min 8-MHZ clock



Ordering Information

The marketing part numbers for the PSoC 4100S Plus devices are listed in the following table.

									Features								Pa	ckag	es
Category	NAW	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Op-amp (CTBm)	CSD	10-bit CSD ADC	12-bit SAR ADC	SAR ADC Sample Rate	LP Comparators	TCPWM Blocks	SCB Blocks	ECO	CAN Controller	Smart I/Os	GPIO	44-TQFP (0.8-mm pitch)	64-TQFP (0.5-mm pitch)	64-TQFP (0.8-mm pitch)
	CY8C4126AXI-S443	24	64	8	2	0	1	1	806 ksps	2	8	4	>	0	24	36	~	Ι	-
	CY8C4126AZI-S445	24	64	8	2	0	1	1	806 ksps	2	8	5	~	0	24	54	Ι	>	-
4126	CY8C4126AXI-S445	24	64	8	2	0	1	1	806 ksps	2	8	5	~	0	24	54	I	I	~
	CY8C4126AZI-S455	24	64	8	2	1	1	1	806 ksps	2	8	5	~	0	24	54	I	~	-
	CY8C4126AXI-S455	24	64	8	2	1	1	1	806 ksps	2	8	5	>	0	24	54	I	Ι	~
	CY8C4146AXI-S443	48	64	8	2	0	1	1	1 Msps	2	8	4	~	0	24	36	~	-	-
	CY8C4146AZI-S445	48	64	8	2	0	1	1	1 Msps	2	8	5	~	0	24	54	-	~	-
4146	CY8C4146AXI-S445	48	64	8	2	0	1	1	1 Msps	2	8	5	~	0	24	54	Ι	Ι	~
4140	CY8C4146AXI-S453	48	64	8	2	1	1	1	1 Msps	2	8	4	~	0	24	36	~	Ι	_
	CY8C4146AZI-S455	48	64	8	2	1	1	1	1 Msps	2	8	5	~	0	24	54	Ι	~	_
	CY8C4146AXI-S455	48	64	8	2	1	1	1	1 Msps	2	8	5	~	0	24	54	Ι	Ι	~
	CY8C4127AXI-S443	24	128	16	2	0	1	1	806 ksps	2	8	4	~	0	24	36	~	-	-
	CY8C4127AZI-S445	24	128	16	2	0	1	1	806 ksps	2	8	5	~	0	24	54	-	~	-
4127	CY8C4127AXI-S445	24	128	16	2	0	1	1	806 ksps	2	8	5	~	0	24	54	Ι	Ι	~
4127	CY8C4127AXI-S453	24	128	16	2	1	1	1	806 ksps	2	8	4	~	0	24	36	~	-	-
	CY8C4127AZI-S455	24	128	16	2	1	1	1	806 ksps	2	8	5	~	0	24	54	-	~	-
	CY8C4127AXI-S455	24	128	16	2	1	1	1	806 ksps	2	8	5	~	0	24	54	-	-	~
	CY8C4147AXI-S443	48	128	16	2	0	1	1	1 Msps	2	8	4	~	0	24	36	~	-	_
	CY8C4147AZI-S445	48	128	16	2	0	1	1	1 Msps	2	8	5	~	0	24	54	-	~	_
	CY8C4147AXI-S445	48	128	16	2	0	1	1	1 Msps	2	8	5	~	0	24	54	-	-	~
	CY8C4147AXI-S453	48	128	16	2	1	1	1	1 Msps	2	8	4	V	0	24	36	~	-	-
4147	CY8C4147AZI-S455	48	128	16	2	1	1	1	1 Msps	2	8	5	V	0	24	54	-	~	-
4147	CY8C4147AXI-S455	48	128	16	2	1	1	1	1 Msps	2	8	5	~	0	24	54	-	-	~
	CY8C4147AZI-S465	48	128	16	2	0	1	1	1 Msps	2	8	5	V	1	24	54	-	~	-
	CY8C4147AXI-S465	48	128	16	2	0	1	1	1 Msps	2	8	5	~	1	24	54	-	-	~
	CY8C4147AZI-S475	48	128	16	2	1	1	1	1 Msps	2	8	5	~	1	24	54	-	~	-
	CY8C4147AXI-S475	48	128	16	2	1	1	1	1 Msps	2	8	5	~	1	24	54	-	-	~






Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
А	Family	1	4100 Family
В	CPU Speed	2	24 MHz
		4	48 MHz
С	Flash Capacity	4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package Code	AX	TQFP (0.8-mm pitch)
		AZ	TQFP (0.5-mm pitch)
		LQ	QFN
		PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
S	Series Designator	S	PSoC 4 S-Series
		М	PSoC 4 M-Series
		L	PSoC 4 L-Series
		BL	PSoC 4 BLE-Series
XYZ	Attributes Code	000-999	Code of feature set in the specific family


The nomenclature used in the preceding table is based on the following part numbering convention:

The following is an example of a part number:





Package Diagrams




SIDE VIEW

SEATING PLANE


Ĺ c

۲A

0.10







SYMBOL	DIM	DIMENSIONS						
STMBOL	MIN.	NOM.	MAX.					
Α	—	—	1.60					
A1	0.05	—	0.15					
A2	1.35	1.40	1.45					
D	15.75	16.00	16.25					
D1	13.95	14.00	14.05					
E	15.75	16.00	16.25					
E1	13.95	14.00	14.05					
R1	0.08	—	0.20					
R2	0.08	—	0.20					
θ	0°	—	7°					
θ1	0°	—	—					
θ2	11°	12°	13°					
с	—	—	0.20					
b	0.30	0.35	0.40					
L	0.45	0.60	0.75					
L1	1	.00 REF						
L2	0.25 BSC							
L3	0.20	_	—					
е	0	.80 TY	P					

θ2-(8X)

SEE DETAIL A

NOTE:

A2

- 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC
- BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85046 *H



Figure 8. 64-pin TQFP Package (0.5-mm Pitch) Outline







Figure 9. 44-Pin TQFP Package Outline







NDTE:

- 1. JEDEC STD REF MS-026
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
 DIMENSIONS IN MILLIMETERS

51-85064 *G



Acronyms

Table 44. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
Arm [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 44. Acronyms Used in this Document (continued)

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol
lir	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
	programmable array logic, see also PLD



Revision History

Descriptio Document	Description Title: PSoC [®] 4: PSoC 4100S Plus Datasheet Programmable System-on-Chip (PSoC) Document Number: 002-19966							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*E	5995731	WKA	12/15/2017	New release				
*F	6069640	JIAO	02/13/2018	Updated Pinouts and DC Specifications.				
*G	6169676	WKA	05/09/2018	Updated Clock Diagram to show Watchdog details and clock divider infor- mation. Removed preliminary statement in Pinouts.				



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation 2017-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, under the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of the applications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to the reform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from any conducts.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.