

Welcome to E-XFL.COM

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 3328 |
| Number of Logic Elements/Cells | 29952 |
| Total RAM Bits | 589824 |
| Number of I/O | 221 |
| Number of Gates | 1500000 |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (Tj) |
| Package / Case | 320-BGA |
| Supplier Device Package | 320-FBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc3s1500-4fgg320i |



DS099-2_01_091410

Figure 7: Simplified IOB Diagram



DS312-2_32_042007

Notes:

- Options to invert signal polarity as well as other options that enable lines for various functions are not shown.
- The index i can be 6, 7, or 8, depending on the slice. In this position, the upper right-hand slice has an F8MUX, and the upper left-hand slice has an F7MUX. The lower right-hand and left-hand slices both have an F6MUX.

Figure 12: Simplified Diagram of the Left-Hand SLICEM

Function Generator

Each of the two LUTs (F and G) in a slice have four logic inputs (A1-A4) and a single output (D). This permits any four-variable Boolean logic operation to be programmed into them. Furthermore, wide function multiplexers can be used to effectively combine LUTs within the same CLB or across different CLBs, making logic functions with still more input variables possible.

The LUTs in both the right-hand and left-hand slice-pairs not only support the logic functions described above, but also can function as ROM that is initialized with data at the time of configuration.

The LUTs in the left-hand slice-pair (even-numbered columns such as X0 in [Figure 11](#)) of each CLB support two additional functions that the right-hand slice-pair (odd-numbered columns such as X1) do not.

First, it is possible to program the “left-hand LUTs” as distributed RAM. This type of memory affords moderate amounts of data buffering anywhere along a data path. One left-hand LUT stores 16 bits. Multiple left-hand LUTs can be combined in various ways to store larger amounts of data. A dual port option combines two LUTs so that memory access is possible from two independent data lines. A Distributed ROM option permits pre-loading the memory with data during FPGA configuration.

Second, it is possible to program each left-hand LUT as a 16-bit shift register. Used in this way, each LUT can delay serial data anywhere from one to 16 clock cycles. The four left-hand LUTs of a single CLB can be combined to produce delays up to 64 clock cycles. The SHIFTIN and SHIFTOUT lines cascade LUTs to form larger shift registers. It is also possible to combine shift registers across more than one CLB. The resulting programmable delays can be used to balance the timing of data pipelines.

Block RAM Overview

All Spartan-3 devices support block RAM, which is organized as configurable, synchronous 18Kbit blocks. Block RAM stores relatively large amounts of data more efficiently than the distributed RAM feature described earlier. (The latter is better suited for buffering small amounts of data anywhere along signal paths.) This section describes basic Block RAM functions. For more information, refer to the chapter entitled “Using Block RAM” in [UG331](#).

The aspect ratio—i.e., width vs. depth—of each block RAM is configurable. Furthermore, multiple blocks can be cascaded to create still wider and/or deeper memories.

A choice among primitives determines whether the block RAM functions as dual- or single-port memory. A name of the form RAMB16_S[w_A]_S[w_B] calls out the dual-port primitive, where the integers w_A and w_B specify the total data path width at ports w_A and w_B, respectively. Thus, a RAMB16_S9_S18 is a dual-port RAM with a 9-bit-wide Port A and an 18-bit-wide Port B. A name of the form RAMB16_S[w] identifies the single-port primitive, where the integer w specifies the total data path width of the lone port. A RAMB16_S18 is a single-port RAM with an 18-bit-wide port. Other memory functions—e.g., FIFOs, data path width conversion, ROM, etc.—are readily available using the CORE Generator™ software, part of the Xilinx development software.

Table 13: Block RAM Port Signals (Cont'd)

| Signal Description | Port A Signal Name | Port B Signal Name | Direction | Function |
|-----------------------|--------------------|--------------------|-----------|---|
| Data Output Bus | DOA | DOB | Output | Basic data access occurs whenever WE is inactive. The DO outputs mirror the data stored in the addressed memory location. Data access with WE asserted is also possible if one of the following two attributes is chosen: WRITE_FIRST and READ_FIRST. WRITE_FIRST simultaneously presents the new input data on the DO output port and writes the data to the address RAM location. READ_FIRST presents the previously stored RAM data on the DO output port while writing new data to RAM. A third attribute, NO_CHANGE, latches the DO outputs upon the assertion of WE. It is possible to configure a port's total data path width (w) to be 1, 2, 4, 9, 18, or 36 bits. This selection applies to both the DI and DO paths. See the DI signal description. |
| Parity Data Output(s) | DOPA | DOPB | Output | Parity inputs represent additional bits included in the data input path to support error detection. The number of parity bits "p" included in the DI (same as for the DO bus) depends on a port's total data path width (w). See Table 14. |
| Write Enable | WEA | WEB | Input | When asserted together with EN, this input enables the writing of data to the RAM. In this case, the data access attributes WRITE_FIRST, READ_FIRST or NO_CHANGE determines if and how data is updated on the DO outputs. See the DO signal description. When WE is inactive with EN asserted, read operations are still possible. In this case, a transparent latch passes data from the addressed memory location to the DO outputs. |
| Clock Enable | ENA | ENB | Input | When asserted, this input enables the CLK signal to synchronize Block RAM functions as follows: the writing of data to the DI inputs (when WE is also asserted), the updating of data at the DO outputs as well as the setting/resetting of the DO output latches. When de-asserted, the above functions are disabled. |
| Set/Reset | SSRA | SSRB | Input | When asserted, this pin forces the DO output latch to the value that the SRVAL attribute is set to. A Set/Reset operation on one port has no effect on the other ports functioning, nor does it disturb the memory's data contents. It is synchronized to the CLK signal. |
| Clock | CLKA | CLKB | Input | This input accepts the clock signal to which read and write operations are synchronized. All associated port inputs are required to meet setup times with respect to the clock signal's active edge. The data output bus responds after a clock-to-out delay referenced to the clock signal's active edge. |

Port Aspect Ratios

On a given port, it is possible to select a number of different possible widths ($w - p$) for the DI/DO buses as shown in Table 14. These two buses always have the same width. This data bus width selection is independent for each port. If the data bus width of Port A differs from that of Port B, the Block RAM automatically performs a bus-matching function. When data are written to a port with a narrow bus, then read from a port with a wide bus, the latter port will effectively combine "narrow" words to form "wide" words. Similarly, when data are written into a port with a wide bus, then read from a port with a narrow bus, the latter port will divide "wide" words to form "narrow" words. When the data bus width is eight bits or greater, extra parity bits become available. The width of the total data path (w) is the sum of the DI/DO bus width and any parity bits (p).

The width selection made for the DI/DO bus determines the number of address lines according to the relationship expressed below:

$$r = 14 - \lceil \log(w-p) / \log(2) \rceil \tag{Equation 1}$$

In turn, the number of address lines delimits the total number (n) of addressable locations or depth according to the following equation:

$$n = 2^r \tag{Equation 2}$$

Notice of Disclaimer


THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN (“PRODUCTS”) ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, “CRITICAL APPLICATIONS”). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.



$$V_{OCM} = \text{Output common mode voltage} = \frac{V_{OUTP} + V_{OUTN}}{2}$$

$$V_{OD} = \text{Output differential voltage} = |V_{OUTP} - V_{OUTN}|$$

V_{OH} = Output voltage indicating a High logic level

V_{OL} = Output voltage indicating a Low logic level

DS099-3_02_091710

Figure 33: Differential Output Voltages

Table 38: DC Characteristics of User I/Os Using Differential Signal Standards

| Signal Standard | Mask ⁽³⁾ Revision | V_{OD} | | | V_{OCM} | | | V_{OH} | V_{OL} |
|--------------------------|------------------------------|--------------------|----------|----------|-----------|---------|---------|------------------|-----------------|
| | | Min (mV) | Typ (mV) | Max (mV) | Min (V) | Typ (V) | Max (V) | Min (V) | Max (V) |
| LDT_25 (ULVDS_25) | All | 430 ⁽⁴⁾ | 600 | 670 | 0.495 | 0.600 | 0.715 | 0.71 | 0.50 |
| LVDS_25 | All | 100 | – | 600 | 0.80 | – | 1.6 | 0.85 | 1.55 |
| | 'E' | 200 | – | 500 | 1.0 | – | 1.5 | 1.10 | 1.40 |
| BLVDS_25 ⁽⁵⁾ | All | 250 | 350 | 450 | – | 1.20 | – | – | – |
| LVDSEXT_25 | All | 100 | – | 600 | 0.80 | – | 1.6 | 0.85 | 1.55 |
| | 'E' | 300 | – | 700 | 1.0 | – | 1.5 | 1.15 | 1.35 |
| LVPECL_25 ⁽⁵⁾ | All | – | – | – | – | – | – | 1.35 | 1.005 |
| RSDS_25 ⁽⁶⁾ | All | 100 | – | 600 | 0.80 | – | 1.6 | 0.85 | 1.55 |
| | 'E' | 200 | – | 500 | 1.0 | – | 1.5 | 1.10 | 1.40 |
| DIFF_HSTL_II_18 | All | – | – | – | – | – | – | $V_{CC0} - 0.40$ | 0.40 |
| DIFF_SSTL2_II | All | – | – | – | – | – | – | $V_{TT} + 0.80$ | $V_{TT} - 0.80$ |

Notes:

- The numbers in this table are based on the conditions set forth in Table 32 and Table 37.
- Output voltage measurements for all differential standards are made with a termination resistor (R_T) of 100Ω across the N and P pins of the differential signal pair.
- Mask revision E devices have tighter output ranges but can be used in any design that was in a previous revision. See Mask and Fab Revisions, page 58.
- This value must be compatible with the receiver to which the FPGA's output pair is connected.
- Each LVPECL_25 or BLVDS_25 output-pair requires three external resistors for proper output operation as shown in Figure 34. Each LVPECL_25 or BLVDS_25 input-pair uses a 100Ω termination resistor at the receiver.
- Only one of the differential standards RSDS_25, LDT_25, LVDS_25, and LVDSEXT_25 may be used for outputs within a bank. Each differential standard input-pair requires an external 100Ω termination resistor.




Figure 34: External Termination Required for LVPECL and BLVDS Output and Input

Miscellaneous DCM Timing
Table 64: Miscellaneous DCM Timing

| Symbol | Description | DLL Frequency Mode | Temperature Range | | Units |
|------------------------------------|---|--------------------|-------------------|------------|--------------|
| | | | Commercial | Industrial | |
| DCM_INPUT_CLOCK_STOP | Maximum duration that the CLKIN and CLKFB signals can be stopped ^(1,2) | Any | 100 | 100 | ms |
| DCM_RST_PW_MIN | Minimum duration of a RST pulse width | Any | 3 | 3 | CLKIN cycles |
| DCM_RST_PW_MAX ⁽³⁾ | Maximum duration of a RST pulse width ^(1,2) | Low | N/A | N/A | seconds |
| | | High | N/A | 10 | seconds |
| DCM_CONFIG_LAG_TIME ⁽⁴⁾ | Maximum duration from V _{CCINT} applied to FPGA configuration successfully completed (DONE pin goes High) and clocks applied to DCM DLL ^(1,2) | Low | N/A | N/A | minutes |
| | | High | N/A | 10 | minutes |

Notes:

1. These limits only apply to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected. Required due to effects of device cooling: see "Momentarily Stopping CLKIN" in Chapter 3 of [UG331](#).
2. Industrial-temperature applications that use the DLL in High-Frequency mode must use a continuous or increasing operating frequency. The DLL under these conditions does not support reducing the operating frequency once establishing an initial operating frequency.
3. This specification is equivalent to the Virtex-4 FPGA DCM_RESET specification.
4. This specification is equivalent to the Virtex-4 FPGA TCONFIG specification.

Table 71: Dual-Purpose Pins Used in Master or Slave Serial Mode

| Pin Name | Direction | Description |
|----------|----------------------------|--|
| DIN | Input | Serial Data Input: During the Master or Slave Serial configuration modes, DIN is the serial configuration data input, and all data is synchronized to the rising CCLK edge. After configuration, this pin is available as a user I/O. This signal is located in Bank 4 and its output voltage determined by VCCO_4. The BitGen option <i>Persist</i> permits this pin to retain its configuration function in the User mode. |
| DOUT | Output | Serial Data Output: In a multi-FPGA design where all the FPGAs use serial mode, connect the DOUT output of one FPGA—in either Master or Slave Serial mode—to the DIN input of the next FPGA—in Slave Serial mode—so that configuration data passes from one to the next, in daisy-chain fashion. This “daisy chain” permits sequential configuration of multiple FPGAs. This signal is located in Bank 4 and its output voltage determined by VCCO_4. The BitGen option <i>Persist</i> permits this pin to retain its configuration function in the User mode. |
| INIT_B | Bidirectional (open-drain) | Initializing Configuration Memory/Configuration Error: Just after power is applied, the FPGA produces a Low-to-High transition on this pin indicating that initialization (<i>i.e.</i> , clearing) of the configuration memory has finished. Before entering the User mode, this pin functions as an open-drain output, which requires a pull-up resistor in order to produce a High logic level. In a multi-FPGA design, tie (wire AND) the INIT_B pins from all FPGAs together so that the common node transitions High only after all of the FPGAs have been successfully initialized. Externally holding this pin Low beyond the initialization phase delays the start of configuration. This action stalls the FPGA at the configuration step just before the mode select pins are sampled. During configuration, the FPGA indicates the occurrence of a data (<i>i.e.</i> , CRC) error by asserting INIT_B Low. This signal is located in Bank 4 and its output voltage determined by VCCO_4. The BitGen option <i>Persist</i> permits this pin to retain its configuration function in the User mode. |




Figure 41: Configuration Data Byte Mapping to D0-D7 Bits

Parallel Configuration Modes (SelectMAP)

This section describes the dual-purpose configuration pins used during the Master and Slave Parallel configuration modes, sometimes also called the SelectMAP modes. In both Master and Slave Parallel configuration modes, D0-D7 form the byte-wide configuration data input. See Table 75 for Mode Select pin settings required for Parallel modes.

As shown in Figure 41, D0 is the most-significant bit while D7 is the least-significant bit. Bits D0-D3 form the high nibble of the byte and bits D4-D7 form the low nibble.

In the Parallel configuration modes, both the VCCO_4 and VCCO_5 voltage supplies are required and must both equal the voltage of the attached configuration device, typically either 2.5V or 3.3V.

Assert Low both the chip-select pin, CS_B, and the read/write control pin, RDWR_B, to write the configuration data byte presented on the D0-D7 pins to the FPGA on a rising-edge of the configuration clock, CCLK. The order of CS_B and RDWR_B does not matter, although RDWR_B must be asserted throughout the configuration process. If RDWR_B is de-asserted during configuration, the FPGA aborts the configuration operation.

After configuration, these pins are available as general-purpose user I/O. However, the SelectMAP configuration interface is optionally available for debugging and dynamic reconfiguration. To use these SelectMAP pins after configuration, set the Persist bitstream generation option.

The Readback debugging option, for example, requires the Persist bitstream generation option. During Readback mode, assert CS_B Low, along with RDWR_B High, to read a configuration data byte from the FPGA to the D0-D7 bus on a rising CCLK edge. During Readback mode, D0-D7 are output pins.

In all the cases, the configuration data and control signals are synchronized to the rising edge of the CCLK clock signal.

HSWAP_EN: Disable Pull-up Resistors During Configuration

As shown in [Table 76](#), a Low on this asynchronous pin enables pull-up resistors on all user I/Os not actively involved in the configuration process, although only until device configuration completes. A High disables the pull-up resistors during configuration, which is the desired state for some applications.

The dedicated configuration CONFIG pins (CCLK, DONE, PROG_B, HSWAP_EN, M2, M1, M0), the JTAG pins (TDI, TMS, TCK, TDO) and the INIT_B always have active pull-up resistors during configuration, regardless of the value on HSWAP_EN.

After configuration, HSWAP_EN becomes a "don't care" input and any pull-up resistors previously enabled by HSWAP_EN are disabled. If a user I/O in the application requires a pull-up resistor after configuration, place a PULLUP primitive on the associated I/O pin or, for some pins, set the associated bitstream generator option.

Table 76: HSWAP_EN Encoding

| HSWAP_EN | Function |
|---------------------------------------|---|
| During Configuration | |
| 0 | Enable pull-up resistors on all pins not actively involved in the configuration process. Pull-ups are only active until configuration completes. See Table 79 . |
| 1 | No pull-up resistors during configuration. |
| After Configuration, User Mode | |
| X | This pin has no function except during device configuration. |

Notes:

1. X = don't care, either 0 or 1.

The Bitstream generator option HswapenPin determines whether a pull-up resistor to VCCAUX, a pull-down resistor, or no resistor is present on HSWAP_EN after configuration.

JTAG: Dedicated JTAG Port Pins

Table 77: JTAG Pin Descriptions

| Pin Name | Direction | Description | Bitstream Generation Option |
|----------|-----------|---|--|
| TCK | Input | Test Clock: The TCK clock signal synchronizes all boundary scan operations on its rising edge. | The BitGen option TckPin determines whether a pull-up resistor, pull-down resistor or no resistor is present. |
| TDI | Input | Test Data Input: TDI is the serial data input for all JTAG instruction and data registers. This input is sampled on the rising edge of TCK. | The BitGen option TdiPin determines whether a pull-up resistor, pull-down resistor or no resistor is present. |
| TMS | Input | Test Mode Select: The TMS input controls the sequence of states through which the JTAG TAP state machine passes. This input is sampled on the rising edge of TCK. | The BitGen option TmsPin determines whether a pull-up resistor, pull-down resistor or no resistor is present. |
| TDO | Output | Test Data Output: The TDO pin is the data output for all JTAG instruction and data registers. This output is sampled on the rising edge of TCK. The TDO output is an active totem-pole driver and is not like the open-collector TDO output on Virtex®-II Pro FPGAs. | The BitGen option TdoPin determines whether a pull-up resistor, pull-down resistor or no resistor is present. |

These pins are dedicated connections to the four-wire IEEE 1532/IEEE 1149.1 JTAG port, shown in [Figure 43](#) and described in [Table 77](#). The JTAG port is used for boundary-scan testing, device configuration, application debugging, and possibly an additional serial port for the application. These pins are dedicated and are not available as user-I/O pins. Every package has four dedicated JTAG pins and these pins are powered by the +2.5V VCCAUX supply.

For additional information on JTAG configuration, see [Boundary-Scan \(JTAG\) Mode, page 50](#).

Table 79: Pin Behavior After Power-Up, During Configuration (Cont'd)

| Pin Name | Configuration Mode Settings <M2:M1:M0> | | | | | Bitstream Configuration Option |
|--|--|----------------------|--------------------------|----------------------|-------------------------------------|----------------------------------|
| | Serial Modes | | SelectMap Parallel Modes | | JTAG Mode <1:0:1> | |
| | Master <0:0:0> | Slave <1:1:1> | Master <0:1:1> | Slave <1:1:0> | | |
| IO_Lxxy_#/D5 | | | D5 (I/O) | D5 (I/O) | | Persist UnusedPin |
| IO_Lxxy_#/D6 | | | D6 (I/O) | D6 (I/O) | | Persist UnusedPin |
| IO_Lxxy_#/D7 | | | D7 (I/O) | D7 (I/O) | | Persist UnusedPin |
| IO_Lxxy_#/CS_B | | | CS_B (I) | CS_B (I) | | Persist UnusedPin |
| IO_Lxxy_#/RDWR_B | | | RDWR_B (I) | RDWR_B (I) | | Persist UnusedPin |
| IO_Lxxy_#/BUSY/DOUT | DOUT (O) | DOUT (O) | BUSY (O) | BUSY (O) | | Persist UnusedPin |
| DUAL: Dual-purpose configuration pins (INIT_B has a pull-up resistor to VCCO_4 or VCCO_BOTTOM always active during configuration, regardless of HSWAP_EN pin) | | | | | | |
| IO_Lxxy_#/INIT_B | INIT_B (I/OD) | INIT_B (I/OD) | INIT_B (I/OD) | INIT_B (I/OD) | | UnusedPin |
| DCI: Digitally Controlled Impedance reference resistor input pins | | | | | | |
| IO_Lxxy_#/VRN_# | | | | | | UnusedPin |
| IO/VRN_# | | | | | | UnusedPin |
| IO_Lxxy_#/VRP_# | | | | | | UnusedPin |
| IO/VRP_# | | | | | | UnusedPin |
| GCLK: Global clock buffer inputs | | | | | | |
| IO_Lxxy_#/GCLK0 through GCLK7 | | | | | | UnusedPin |
| VREF: I/O bank input reference voltage pins | | | | | | |
| IO_Lxxy_#/VREF_# | | | | | | UnusedPin |
| IO/VREF_# | | | | | | UnusedPin |
| CONFIG: Dedicated configuration pins (pull-up resistor to VCCAUX always active during configuration, regardless of HSWAP_EN pin) | | | | | | |
| CCLK | CCLK (I/O) | CCLK (I) | CCLK (I/O) | CCLK (I) | | CclkPin ConfigRate |
| PROG_B | PROG_B (I) (pull-up) | PROG_B (I) (pull-up) | PROG_B (I) (pull-up) | PROG_B (I) (pull-up) | PROG_B (I), Via JPROG_B instruction | ProgPin |
| DONE | DONE (I/OD) | DONE (I/OD) | DONE (I/OD) | DONE (I/OD) | DONE (I/OD) | DriveDone DonePin DonePipe |
| M2 | M2=0 (I) | M2=1 (I) | M2=0 (I) | M2=1 (I) | M2=1 (I) | M2Pin |
| M1 | M1=0 (I) | M1=1 (I) | M1=1 (I) | M1=1 (I) | M1=0 (I) | M1Pin |
| M0 | M0=0 (I) | M0=1 (I) | M0=1 (I) | M0=0 (I) | M0=1 (I) | M0Pin |
| HSWAP_EN | HSWAP_EN (I) | HSWAP_EN (I) | HSWAP_EN (I) | HSWAP_EN (I) | HSWAP_EN (I) | HswapenPin |

Table 89: CP132 Package Pinout (Cont'd)

| Bank | XC3S50 Pin Name | CP132 Ball | Type |
|------|------------------|------------|------|
| 6 | IO_L22N_6 | K1 | I/O |
| 6 | IO_L22P_6 | J3 | I/O |
| 6 | IO_L23N_6 | J2 | I/O |
| 6 | IO_L23P_6 | J1 | I/O |
| 6 | IO_L24N_6/VREF_6 | H3 | VREF |
| 6 | IO_L24P_6 | H2 | I/O |
| 6 | IO_L40N_6 | H1 | I/O |
| 6 | IO_L40P_6/VREF_6 | G3 | VREF |
| 7 | IO_L01N_7/VRP_7 | B2 | DCI |
| 7 | IO_L01P_7/VRN_7 | B1 | DCI |
| 7 | IO_L21N_7 | C1 | I/O |
| 7 | IO_L21P_7 | D3 | I/O |
| 7 | IO_L22N_7 | D1 | I/O |
| 7 | IO_L22P_7 | D2 | I/O |
| 7 | IO_L23N_7 | E2 | I/O |
| 7 | IO_L23P_7 | E3 | I/O |
| 7 | IO_L24N_7 | F3 | I/O |
| 7 | IO_L24P_7 | E1 | I/O |
| 7 | IO_L40N_7/VREF_7 | G1 | VREF |
| 7 | IO_L40P_7 | F2 | I/O |
| 0,1 | VCCO_TOP | B12 | VCCO |
| 0,1 | VCCO_TOP | A4 | VCCO |
| 0,1 | VCCO_TOP | B8 | VCCO |
| 2,3 | VCCO_RIGHT | D13 | VCCO |
| 2,3 | VCCO_RIGHT | H13 | VCCO |
| 2,3 | VCCO_RIGHT | M12 | VCCO |
| 4,5 | VCCO_BOTTOM | N7 | VCCO |
| 4,5 | VCCO_BOTTOM | P11 | VCCO |
| 4,5 | VCCO_BOTTOM | N3 | VCCO |
| 6,7 | VCCO_LEFT | G2 | VCCO |
| 6,7 | VCCO_LEFT | L2 | VCCO |
| 6,7 | VCCO_LEFT | C3 | VCCO |
| N/A | GND | B4 | GND |
| N/A | GND | B9 | GND |
| N/A | GND | C2 | GND |
| N/A | GND | C12 | GND |
| N/A | GND | D14 | GND |
| N/A | GND | F1 | GND |
| N/A | GND | J14 | GND |
| N/A | GND | L1 | GND |

Table 100: FG456 Package Pinout (Cont'd)

| Bank | 3S400 Pin Name | 3S1000, 3S1500, 3S2000 Pin Name | FG456 Pin Number | Type |
|------|------------------|---------------------------------|------------------|------|
| 1 | IO_L15P_1 | IO_L15P_1 | E17 | I/O |
| 1 | IO_L16N_1 | IO_L16N_1 | B17 | I/O |
| 1 | IO_L16P_1 | IO_L16P_1 | C17 | I/O |
| 1 | N.C. (◆) | IO_L19N_1 | C16 | I/O |
| 1 | N.C. (◆) | IO_L19P_1 | D16 | I/O |
| 1 | N.C. (◆) | IO_L22N_1 | A16 | I/O |
| 1 | N.C. (◆) | IO_L22P_1 | B16 | I/O |
| 1 | IO_L24N_1 | IO_L24N_1 | D15 | I/O |
| 1 | IO_L24P_1 | IO_L24P_1 | E15 | I/O |
| 1 | IO_L25N_1 | IO_L25N_1 | B15 | I/O |
| 1 | IO_L25P_1 | IO_L25P_1 | A15 | I/O |
| 1 | IO_L27N_1 | IO_L27N_1 | D14 | I/O |
| 1 | IO_L27P_1 | IO_L27P_1 | E14 | I/O |
| 1 | IO_L28N_1 | IO_L28N_1 | A14 | I/O |
| 1 | IO_L28P_1 | IO_L28P_1 | B14 | I/O |
| 1 | IO_L29N_1 | IO_L29N_1 | C13 | I/O |
| 1 | IO_L29P_1 | IO_L29P_1 | D13 | I/O |
| 1 | IO_L30N_1 | IO_L30N_1 | A13 | I/O |
| 1 | IO_L30P_1 | IO_L30P_1 | B13 | I/O |
| 1 | IO_L31N_1/VREF_1 | IO_L31N_1/VREF_1 | D12 | VREF |
| 1 | IO_L31P_1 | IO_L31P_1 | E12 | I/O |
| 1 | IO_L32N_1/GCLK5 | IO_L32N_1/GCLK5 | B12 | GCLK |
| 1 | IO_L32P_1/GCLK4 | IO_L32P_1/GCLK4 | C12 | GCLK |
| 1 | VCCO_1 | VCCO_1 | C15 | VCCO |
| 1 | VCCO_1 | VCCO_1 | F15 | VCCO |
| 1 | VCCO_1 | VCCO_1 | G12 | VCCO |
| 1 | VCCO_1 | VCCO_1 | G13 | VCCO |
| 1 | VCCO_1 | VCCO_1 | G14 | VCCO |
| 2 | IO | IO | C22 | I/O |
| 2 | IO_L01N_2/VRP_2 | IO_L01N_2/VRP_2 | C20 | DCI |
| 2 | IO_L01P_2/VRN_2 | IO_L01P_2/VRN_2 | C21 | DCI |
| 2 | IO_L16N_2 | IO_L16N_2 | D20 | I/O |
| 2 | IO_L16P_2 | IO_L16P_2 | D19 | I/O |
| 2 | IO_L17N_2 | IO_L17N_2 | D21 | I/O |
| 2 | IO_L17P_2/VREF_2 | IO_L17P_2/VREF_2 | D22 | VREF |
| 2 | IO_L19N_2 | IO_L19N_2 | E18 | I/O |
| 2 | IO_L19P_2 | IO_L19P_2 | F18 | I/O |
| 2 | IO_L20N_2 | IO_L20N_2 | E19 | I/O |
| 2 | IO_L20P_2 | IO_L20P_2 | E20 | I/O |
| 2 | IO_L21N_2 | IO_L21N_2 | E21 | I/O |

Table 103: FG676 Package Pinout (Cont'd)

| Bank | XC3S1000 Pin Name | XC3S1500 Pin Name | XC3S2000 Pin Name | XC3S4000 Pin Name | XC3S5000 Pin Name | FG676 Pin Number | Type |
|------|-------------------|---------------------------------|-------------------|-------------------|-------------------|------------------|---------------------|
| 1 | N.C. (◆) | IO_L18P_1 | IO_L18P_1 | IO_L18P_1 | IO ⁽³⁾ | C18 | I/O |
| 1 | IO_L19N_1 | IO_L19N_1 | IO_L19N_1 | IO_L19N_1 | IO_L19N_1 | F17 | I/O |
| 1 | IO_L19P_1 | IO_L19P_1 | IO_L19P_1 | IO_L19P_1 | IO_L19P_1 | G17 | I/O |
| 1 | IO_L22N_1 | IO_L22N_1 | IO_L22N_1 | IO_L22N_1 | IO_L22N_1 | D17 | I/O |
| 1 | IO_L22P_1 | IO_L22P_1 | IO_L22P_1 | IO_L22P_1 | IO_L22P_1 | E17 | I/O |
| 1 | N.C. (◆) | IO_L23N_1 | IO_L23N_1 | IO_L23N_1 | IO_L23N_1 | A17 | I/O |
| 1 | N.C. (◆) | IO_L23P_1 | IO_L23P_1 | IO_L23P_1 | IO_L23P_1 | B17 | I/O |
| 1 | IO_L24N_1 | IO_L24N_1 | IO_L24N_1 | IO_L24N_1 | IO_L24N_1 | G16 | I/O |
| 1 | IO_L24P_1 | IO_L24P_1 | IO_L24P_1 | IO_L24P_1 | IO_L24P_1 | H16 | I/O |
| 1 | IO_L25N_1 | IO_L25N_1 | IO_L25N_1 | IO_L25N_1 | IO_L25N_1 | E16 | I/O |
| 1 | IO_L25P_1 | IO_L25P_1 | IO_L25P_1 | IO_L25P_1 | IO_L25P_1 | F16 | I/O |
| 1 | N.C. (◆) | IO_L26N_1 | IO_L26N_1 | IO_L26N_1 | IO_L26N_1 | A16 | I/O |
| 1 | N.C. (◆) | IO_L26P_1 | IO_L26P_1 | IO_L26P_1 | IO_L26P_1 | B16 | I/O |
| 1 | IO_L27N_1 | IO_L27N_1 | IO_L27N_1 | IO_L27N_1 | IO_L27N_1 | G15 | I/O |
| 1 | IO_L27P_1 | IO_L27P_1 | IO_L27P_1 | IO_L27P_1 | IO_L27P_1 | H15 | I/O |
| 1 | IO_L28N_1 | IO_L28N_1 | IO_L28N_1 | IO_L28N_1 | IO_L28N_1 | E15 | I/O |
| 1 | IO_L28P_1 | IO_L28P_1 | IO_L28P_1 | IO_L28P_1 | IO_L28P_1 | F15 | I/O |
| 1 | IO_L29N_1 | IO_L29N_1 | IO_L29N_1 | IO_L29N_1 | IO_L29N_1 | A15 | I/O |
| 1 | IO_L29P_1 | IO_L29P_1 | IO_L29P_1 | IO_L29P_1 | IO_L29P_1 | B15 | I/O |
| 1 | IO_L30N_1 | IO_L30N_1 | IO_L30N_1 | IO_L30N_1 | IO_L30N_1 | G14 | I/O |
| 1 | IO_L30P_1 | IO_L30P_1 | IO_L30P_1 | IO_L30P_1 | IO_L30P_1 | H14 | I/O |
| 1 | IO_L31N_1/VREF_1 | IO_L31N_1/VREF_1 | IO_L31N_1/VREF_1 | IO_L31N_1/VREF_1 | IO_L31N_1/VREF_1 | D14 | VREF |
| 1 | IO_L31P_1 | IO_L31P_1 | IO_L31P_1 | IO_L31P_1 | IO_L31P_1 | E14 | I/O |
| 1 | IO_L32N_1/GCLK5 | IO_L32N_1/GCLK5 | IO_L32N_1/GCLK5 | IO_L32N_1/GCLK5 | IO_L32N_1/GCLK5 | B14 | GCLK |
| 1 | IO_L32P_1/GCLK4 | IO_L32P_1/GCLK4 | IO_L32P_1/GCLK4 | IO_L32P_1/GCLK4 | IO_L32P_1/GCLK4 | C14 | GCLK |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | C16 | VCCO |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | C20 | VCCO |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | H17 | VCCO |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | H18 | VCCO |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | J14 | VCCO |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | J15 | VCCO |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | J16 | VCCO |
| 1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | VCCO_1 | K14 | VCCO |
| 2 | N.C. (◆) | N.C. (■) | IO | IO | IO | F22 | I/O |
| 2 | IO_L01N_2/VRP_2 | IO_L01N_2/VRP_2 | IO_L01N_2/VRP_2 | IO_L01N_2/VRP_2 | IO_L01N_2/VRP_2 | C25 | DCI |
| 2 | IO_L01P_2/VRN_2 | IO_L01P_2/VRN_2 | IO_L01P_2/VRN_2 | IO_L01P_2/VRN_2 | IO_L01P_2/VRN_2 | C26 | DCI |
| 2 | IO_L02N_2 | IO_L02N_2 | IO_L02N_2 | IO_L02N_2 | IO_L02N_2 | E23 | I/O |
| 2 | IO_L02P_2 | IO_L02P_2 | IO_L02P_2 | IO_L02P_2 | IO_L02P_2 | E24 | I/O |
| 2 | IO_L03N_2/VREF_2 | IO_L03N_2/VREF_2 ⁽¹⁾ | IO_L03N_2/VREF_2 | IO_L03N_2/VREF_2 | IO_L03N_2/VREF_2 | D25 | VREF ⁽¹⁾ |
| 2 | IO_L03P_2 | IO_L03P_2 | IO_L03P_2 | IO_L03P_2 | IO_L03P_2 | D26 | I/O |
| 2 | N.C. (◆) | IO_L05N_2 | IO_L05N_2 | IO_L05N_2 | IO_L05N_2 | E25 | I/O |
| 2 | N.C. (◆) | IO_L05P_2 | IO_L05P_2 | IO_L05P_2 | IO_L05P_2 | E26 | I/O |

Table 103: FG676 Package Pinout (Cont'd)

| Bank | XC3S1000 Pin Name | XC3S1500 Pin Name | XC3S2000 Pin Name | XC3S4000 Pin Name | XC3S5000 Pin Name | FG676 Pin Number | Type |
|------|----------------------|----------------------|----------------------|----------------------|----------------------|---------------------|------|
| 5 | IO_L29P_5/VREF_5 | IO_L29P_5/VREF_5 | IO_L29P_5/VREF_5 | IO_L29P_5/VREF_5 | IO_L29P_5/VREF_5 | AE12 | VREF |
| 5 | IO_L30N_5 | IO_L30N_5 | IO_L30N_5 | IO_L30N_5 | IO_L30N_5 | Y13 | I/O |
| 5 | IO_L30P_5 | IO_L30P_5 | IO_L30P_5 | IO_L30P_5 | IO_L30P_5 | W13 | I/O |
| 5 | IO_L31N_5/D4 | IO_L31N_5/D4 | IO_L31N_5/D4 | IO_L31N_5/D4 | IO_L31N_5/D4 | AC13 | DUAL |
| 5 | IO_L31P_5/D5 | IO_L31P_5/D5 | IO_L31P_5/D5 | IO_L31P_5/D5 | IO_L31P_5/D5 | AB13 | DUAL |
| 5 | IO_L32N_5/GCLK3 | IO_L32N_5/GCLK3 | IO_L32N_5/GCLK3 | IO_L32N_5/GCLK3 | IO_L32N_5/GCLK3 | AE13 | GCLK |
| 5 | IO_L32P_5/GCLK2 | IO_L32P_5/GCLK2 | IO_L32P_5/GCLK2 | IO_L32P_5/GCLK2 | IO_L32P_5/GCLK2 | AD13 | GCLK |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | AD7 | VCCO |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | AD11 | VCCO |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | U13 | VCCO |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | V11 | VCCO |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | V12 | VCCO |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | V13 | VCCO |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | W9 | VCCO |
| 5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | VCCO_5 | W10 | VCCO |
| 6 | N.C. (◆) | N.C. (■) | IO | IO | IO | AA5 | I/O |
| 6 | IO_L01N_6/VRP_6 | IO_L01N_6/VRP_6 | IO_L01N_6/VRP_6 | IO_L01N_6/VRP_6 | IO_L01N_6/VRP_6 | AD2 | DCI |
| 6 | IO_L01P_6/VRN_6 | IO_L01P_6/VRN_6 | IO_L01P_6/VRN_6 | IO_L01P_6/VRN_6 | IO_L01P_6/VRN_6 | AD1 | DCI |
| 6 | IO_L02N_6 | IO_L02N_6 | IO_L02N_6 | IO_L02N_6 | IO_L02N_6 | AB4 | I/O |
| 6 | IO_L02P_6 | IO_L02P_6 | IO_L02P_6 | IO_L02P_6 | IO_L02P_6 | AB3 | I/O |
| 6 | IO_L03N_6/VREF_6 | IO_L03N_6/VREF_6 | IO_L03N_6/VREF_6 | IO_L03N_6/VREF_6 | IO_L03N_6/VREF_6 | AC2 | VREF |
| 6 | IO_L03P_6 | IO_L03P_6 | IO_L03P_6 | IO_L03P_6 | IO_L03P_6 | AC1 | I/O |
| 6 | N.C. (◆) | IO_L05N_6 | IO_L05N_6 | IO_L05N_6 | IO_L05N_6 | AB2 | I/O |
| 6 | N.C. (◆) | IO_L05P_6 | IO_L05P_6 | IO_L05P_6 | IO_L05P_6 | AB1 | I/O |
| 6 | N.C. (◆) | IO_L06N_6 | IO_L06N_6 | IO_L06N_6 | IO_L06N_6 | Y7 | I/O |
| 6 | N.C. (◆) | IO_L06P_6 | IO_L06P_6 | IO_L06P_6 | IO_L06P_6 | Y6 | I/O |
| 6 | N.C. (◆) | IO_L07N_6 | IO_L07N_6 | IO_L07N_6 | IO_L07N_6 | AA4 | I/O |
| 6 | N.C. (◆) | IO_L07P_6 | IO_L07P_6 | IO_L07P_6 | IO_L07P_6 | AA3 | I/O |
| 6 | N.C. (◆) | IO_L08N_6 | IO_L08N_6 | IO_L08N_6 | IO_L08N_6 | Y5 | I/O |
| 6 | N.C. (◆) | IO_L08P_6 | IO_L08P_6 | IO_L08P_6 | IO_L08P_6 | Y4 | I/O |
| 6 | N.C. (◆) | IO_L09N_6/VREF_6 | IO_L09N_6/VREF_6 | IO_L09N_6/VREF_6 | IO_L09N_6/VREF_6 | AA2 | VREF |
| 6 | N.C. (◆) | IO_L09P_6 | IO_L09P_6 | IO_L09P_6 | IO_L09P_6 | AA1 | I/O |
| 6 | N.C. (◆) | IO_L10N_6 | IO_L10N_6 | IO_L10N_6 | IO_L10N_6 | Y2 | I/O |
| 6 | N.C. (◆) | IO_L10P_6 | IO_L10P_6 | IO_L10P_6 | IO_L10P_6 | Y1 | I/O |
| 6 | IO_L14N_6 | IO_L14N_6 | IO_L14N_6 | IO_L14N_6 | IO_L14N_6 | W7 | I/O |
| 6 | IO_L14P_6 | IO_L14P_6 | IO_L14P_6 | IO_L14P_6 | IO_L14P_6 | W6 | I/O |
| 6 | IO_L16N_6 | IO_L16N_6 | IO_L16N_6 | IO_L16N_6 | IO_L16N_6 | V6 | I/O |
| 6 | IO_L16P_6 | IO_L16P_6 | IO_L16P_6 | IO_L16P_6 | IO_L16P_6 | W5 | I/O |
| 6 | IO_L17N_6 | IO_L17N_6 | IO_L17N_6 | IO_L17N_6 | IO_L17N_6 | W4 | I/O |
| 6 | IO_L17P_6/VREF_6 | IO_L17P_6/VREF_6 | IO_L17P_6/VREF_6 | IO_L17P_6/VREF_6 | IO_L17P_6/VREF_6 | W3 | VREF |
| 6 | IO_L19N_6 | IO_L19N_6 | IO_L19N_6 | IO_L19N_6 | IO_L19N_6 | W2 | I/O |
| 6 | IO_L19P_6 | IO_L19P_6 | IO_L19P_6 | IO_L19P_6 | IO_L19P_6 | W1 | I/O |

Table 103: FG676 Package Pinout (Cont'd)

| Bank | XC3S1000 Pin Name | XC3S1500 Pin Name | XC3S2000 Pin Name | XC3S4000 Pin Name | XC3S5000 Pin Name | FG676 Pin Number | Type |
|------|----------------------|----------------------|----------------------|----------------------|----------------------|---------------------|------|
| N/A | GND | GND | GND | GND | GND | D15 | GND |
| N/A | GND | GND | GND | GND | GND | D23 | GND |
| N/A | GND | GND | GND | GND | GND | K11 | GND |
| N/A | GND | GND | GND | GND | GND | K12 | GND |
| N/A | GND | GND | GND | GND | GND | K15 | GND |
| N/A | GND | GND | GND | GND | GND | K16 | GND |
| N/A | GND | GND | GND | GND | GND | L10 | GND |
| N/A | GND | GND | GND | GND | GND | L11 | GND |
| N/A | GND | GND | GND | GND | GND | L12 | GND |
| N/A | GND | GND | GND | GND | GND | L13 | GND |
| N/A | GND | GND | GND | GND | GND | L14 | GND |
| N/A | GND | GND | GND | GND | GND | L15 | GND |
| N/A | GND | GND | GND | GND | GND | L16 | GND |
| N/A | GND | GND | GND | GND | GND | L17 | GND |
| N/A | GND | GND | GND | GND | GND | M4 | GND |
| N/A | GND | GND | GND | GND | GND | M10 | GND |
| N/A | GND | GND | GND | GND | GND | M11 | GND |
| N/A | GND | GND | GND | GND | GND | M12 | GND |
| N/A | GND | GND | GND | GND | GND | M13 | GND |
| N/A | GND | GND | GND | GND | GND | M14 | GND |
| N/A | GND | GND | GND | GND | GND | M15 | GND |
| N/A | GND | GND | GND | GND | GND | M16 | GND |
| N/A | GND | GND | GND | GND | GND | M17 | GND |
| N/A | GND | GND | GND | GND | GND | M23 | GND |
| N/A | GND | GND | GND | GND | GND | N11 | GND |
| N/A | GND | GND | GND | GND | GND | N12 | GND |
| N/A | GND | GND | GND | GND | GND | N13 | GND |
| N/A | GND | GND | GND | GND | GND | N14 | GND |
| N/A | GND | GND | GND | GND | GND | N15 | GND |
| N/A | GND | GND | GND | GND | GND | N16 | GND |
| N/A | GND | GND | GND | GND | GND | P11 | GND |
| N/A | GND | GND | GND | GND | GND | P12 | GND |
| N/A | GND | GND | GND | GND | GND | P13 | GND |
| N/A | GND | GND | GND | GND | GND | P14 | GND |
| N/A | GND | GND | GND | GND | GND | P15 | GND |
| N/A | GND | GND | GND | GND | GND | P16 | GND |
| N/A | GND | GND | GND | GND | GND | R4 | GND |
| N/A | GND | GND | GND | GND | GND | R10 | GND |
| N/A | GND | GND | GND | GND | GND | R11 | GND |
| N/A | GND | GND | GND | GND | GND | R12 | GND |
| N/A | GND | GND | GND | GND | GND | R13 | GND |
| N/A | GND | GND | GND | GND | GND | R14 | GND |
| N/A | GND | GND | GND | GND | GND | R15 | GND |

Table 107: FG900 Package Pinout (Cont'd)

| Bank | XC3S2000 Pin Name | XC3S4000, XC3S5000 Pin Name | FG900 Pin Number | Type |
|------|----------------------|--------------------------------|---------------------|------|
| N/A | GND | GND | R17 | GND |
| N/A | GND | GND | T17 | GND |
| N/A | GND | GND | U17 | GND |
| N/A | GND | GND | V17 | GND |
| N/A | GND | GND | AC17 | GND |
| N/A | GND | GND | AF17 | GND |
| N/A | GND | GND | AK17 | GND |
| N/A | GND | GND | N18 | GND |
| N/A | GND | GND | P18 | GND |
| N/A | GND | GND | R18 | GND |
| N/A | GND | GND | T18 | GND |
| N/A | GND | GND | U18 | GND |
| N/A | GND | GND | V18 | GND |
| N/A | GND | GND | R19 | GND |
| N/A | GND | GND | T19 | GND |
| N/A | GND | GND | A21 | GND |
| N/A | GND | GND | E21 | GND |
| N/A | GND | GND | H21 | GND |
| N/A | GND | GND | AC21 | GND |
| N/A | GND | GND | AF21 | GND |
| N/A | GND | GND | AK21 | GND |
| N/A | GND | GND | K23 | GND |
| N/A | GND | GND | P23 | GND |
| N/A | GND | GND | U23 | GND |
| N/A | GND | GND | AA23 | GND |
| N/A | GND | GND | A25 | GND |
| N/A | GND | GND | AK25 | GND |
| N/A | GND | GND | E26 | GND |
| N/A | GND | GND | K26 | GND |
| N/A | GND | GND | P26 | GND |
| N/A | GND | GND | U26 | GND |
| N/A | GND | GND | AA26 | GND |
| N/A | GND | GND | AF26 | GND |
| N/A | GND | GND | A29 | GND |
| N/A | GND | GND | B29 | GND |
| N/A | GND | GND | AJ29 | GND |
| N/A | GND | GND | AK29 | GND |
| N/A | GND | GND | A30 | GND |
| N/A | GND | GND | B30 | GND |
| N/A | GND | GND | F30 | GND |

Table 110: FG1156 Package Pinout (Cont'd)

| Bank | XC3S4000 Pin Name | XC3S5000 Pin Name | FG1156 Pin Number | Type |
|------|----------------------|----------------------|----------------------|------|
| 2 | IO_L41N_2 | IO_L41N_2 | F33 | I/O |
| 2 | IO_L41P_2 | IO_L41P_2 | F34 | I/O |
| 2 | N.C. (◆) | IO_L42N_2 | G31 | I/O |
| 2 | N.C. (◆) | IO_L42P_2 | G32 | I/O |
| 2 | IO_L45N_2 | IO_L45N_2 | L33 | I/O |
| 2 | IO_L45P_2 | IO_L45P_2 | L34 | I/O |
| 2 | IO_L46N_2 | IO_L46N_2 | M24 | I/O |
| 2 | IO_L46P_2 | IO_L46P_2 | M25 | I/O |
| 2 | IO_L47N_2 | IO_L47N_2 | M27 | I/O |
| 2 | IO_L47P_2 | IO_L47P_2 | M28 | I/O |
| 2 | IO_L48N_2 | IO_L48N_2 | M33 | I/O |
| 2 | IO_L48P_2 | IO_L48P_2 | M34 | I/O |
| 2 | N.C. (◆) | IO_L49N_2 | P25 | I/O |
| 2 | N.C. (◆) | IO_L49P_2 | P26 | I/O |
| 2 | IO_L50N_2 | IO_L50N_2 | P27 | I/O |
| 2 | IO_L50P_2 | IO_L50P_2 | P28 | I/O |
| 2 | N.C. (◆) | IO_L51N_2 | T24 | I/O |
| 2 | N.C. (◆) | IO_L51P_2 | U24 | I/O |
| 2 | VCCO_2 | VCCO_2 | D32 | VCCO |
| 2 | VCCO_2 | VCCO_2 | H28 | VCCO |
| 2 | VCCO_2 | VCCO_2 | H32 | VCCO |
| 2 | VCCO_2 | VCCO_2 | L27 | VCCO |
| 2 | VCCO_2 | VCCO_2 | L31 | VCCO |
| 2 | VCCO_2 | VCCO_2 | N23 | VCCO |
| 2 | VCCO_2 | VCCO_2 | N29 | VCCO |
| 2 | VCCO_2 | VCCO_2 | N33 | VCCO |
| 2 | VCCO_2 | VCCO_2 | P23 | VCCO |
| 2 | VCCO_2 | VCCO_2 | R23 | VCCO |
| 2 | VCCO_2 | VCCO_2 | R27 | VCCO |
| 2 | VCCO_2 | VCCO_2 | T23 | VCCO |
| 2 | VCCO_2 | VCCO_2 | T31 | VCCO |
| 3 | IO | IO | AH33 | I/O |
| 3 | IO | IO | AH34 | I/O |
| 3 | IO | IO | V25 | I/O |
| 3 | IO | IO | V26 | I/O |
| 3 | IO_L01N_3/VRP_3 | IO_L01N_3/VRP_3 | AM34 | DCI |
| 3 | IO_L01P_3/VRN_3 | IO_L01P_3/VRN_3 | AM33 | DCI |
| 3 | IO_L02N_3/VREF_3 | IO_L02N_3/VREF_3 | AL34 | VREF |
| 3 | IO_L02P_3 | IO_L02P_3 | AL33 | I/O |
| 3 | IO_L03N_3 | IO_L03N_3 | AK33 | I/O |

Table 110: FG1156 Package Pinout (Cont'd)

| Bank | XC3S4000 Pin Name | XC3S5000 Pin Name | FG1156 Pin Number | Type |
|------|-------------------|-------------------|-------------------|------|
| 7 | IO_L01P_7/VRN_7 | IO_L01P_7/VRN_7 | C2 | DCI |
| 7 | IO_L02N_7 | IO_L02N_7 | D1 | I/O |
| 7 | IO_L02P_7 | IO_L02P_7 | D2 | I/O |
| 7 | IO_L03N_7/VREF_7 | IO_L03N_7/VREF_7 | E2 | VREF |
| 7 | IO_L03P_7 | IO_L03P_7 | E3 | I/O |
| 7 | IO_L04N_7 | IO_L04N_7 | F3 | I/O |
| 7 | IO_L04P_7 | IO_L04P_7 | F4 | I/O |
| 7 | IO_L05N_7 | IO_L05N_7 | F1 | I/O |
| 7 | IO_L05P_7 | IO_L05P_7 | F2 | I/O |
| 7 | IO_L06N_7 | IO_L06N_7 | G5 | I/O |
| 7 | IO_L06P_7 | IO_L06P_7 | G6 | I/O |
| 7 | IO_L07N_7 | IO_L07N_7 | H5 | I/O |
| 7 | IO_L07P_7 | IO_L07P_7 | H6 | I/O |
| 7 | IO_L08N_7 | IO_L08N_7 | H1 | I/O |
| 7 | IO_L08P_7 | IO_L08P_7 | H2 | I/O |
| 7 | IO_L09N_7 | IO_L09N_7 | J6 | I/O |
| 7 | IO_L09P_7 | IO_L09P_7 | J7 | I/O |
| 7 | IO_L10N_7 | IO_L10N_7 | J4 | I/O |
| 7 | IO_L10P_7/VREF_7 | IO_L10P_7/VREF_7 | H4 | VREF |
| 7 | IO_L11N_7 | IO_L11N_7 | J2 | I/O |
| 7 | IO_L11P_7 | IO_L11P_7 | J3 | I/O |
| 7 | IO_L12N_7 | IO_L12N_7 | K9 | I/O |
| 7 | IO_L12P_7 | IO_L12P_7 | J8 | I/O |
| 7 | IO_L13N_7 | IO_L13N_7 | K7 | I/O |
| 7 | IO_L13P_7 | IO_L13P_7 | K8 | I/O |
| 7 | IO_L14N_7 | IO_L14N_7 | K5 | I/O |
| 7 | IO_L14P_7 | IO_L14P_7 | K6 | I/O |
| 7 | IO_L15N_7 | IO_L15N_7 | K3 | I/O |
| 7 | IO_L15P_7 | IO_L15P_7 | K4 | I/O |
| 7 | IO_L16N_7 | IO_L16N_7 | K1 | I/O |
| 7 | IO_L16P_7/VREF_7 | IO_L16P_7/VREF_7 | K2 | VREF |
| 7 | IO_L17N_7 | IO_L17N_7 | L9 | I/O |
| 7 | IO_L17P_7 | IO_L17P_7 | L10 | I/O |
| 7 | IO_L19N_7/VREF_7 | IO_L19N_7/VREF_7 | L1 | VREF |
| 7 | IO_L19P_7 | IO_L19P_7 | L2 | I/O |
| 7 | IO_L20N_7 | IO_L20N_7 | M10 | I/O |
| 7 | IO_L20P_7 | IO_L20P_7 | M11 | I/O |
| 7 | IO_L21N_7 | IO_L21N_7 | M7 | I/O |
| 7 | IO_L21P_7 | IO_L21P_7 | M8 | I/O |
| 7 | IO_L22N_7 | IO_L22N_7 | M5 | I/O |

Table 110: FG1156 Package Pinout (Cont'd)

| Bank | XC3S4000 Pin Name | XC3S5000 Pin Name | FG1156 Pin Number | Type |
|------|----------------------|----------------------|----------------------|--------|
| N/A | GND | GND | Y14 | GND |
| N/A | GND | GND | Y15 | GND |
| N/A | GND | GND | Y16 | GND |
| N/A | GND | GND | Y17 | GND |
| N/A | GND | GND | Y18 | GND |
| N/A | GND | GND | Y19 | GND |
| N/A | GND | GND | Y20 | GND |
| N/A | GND | GND | Y21 | GND |
| N/A | N.C. (◆) | N.C. (■) | AK31 | N.C. |
| N/A | VCCAUX | VCCAUX | AD30 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AD5 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AG16 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AG19 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AJ30 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AJ5 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AK11 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AK15 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AK20 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AK24 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AK29 | VCCAUX |
| N/A | VCCAUX | VCCAUX | AK6 | VCCAUX |
| N/A | VCCAUX | VCCAUX | E11 | VCCAUX |
| N/A | VCCAUX | VCCAUX | E15 | VCCAUX |
| N/A | VCCAUX | VCCAUX | E20 | VCCAUX |
| N/A | VCCAUX | VCCAUX | E24 | VCCAUX |
| N/A | VCCAUX | VCCAUX | E29 | VCCAUX |
| N/A | VCCAUX | VCCAUX | E6 | VCCAUX |
| N/A | VCCAUX | VCCAUX | F30 | VCCAUX |
| N/A | VCCAUX | VCCAUX | F5 | VCCAUX |
| N/A | VCCAUX | VCCAUX | H16 | VCCAUX |
| N/A | VCCAUX | VCCAUX | H19 | VCCAUX |
| N/A | VCCAUX | VCCAUX | L30 | VCCAUX |
| N/A | VCCAUX | VCCAUX | L5 | VCCAUX |
| N/A | VCCAUX | VCCAUX | R30 | VCCAUX |
| N/A | VCCAUX | VCCAUX | R5 | VCCAUX |
| N/A | VCCAUX | VCCAUX | T27 | VCCAUX |
| N/A | VCCAUX | VCCAUX | T8 | VCCAUX |
| N/A | VCCAUX | VCCAUX | W27 | VCCAUX |
| N/A | VCCAUX | VCCAUX | W8 | VCCAUX |
| N/A | VCCAUX | VCCAUX | Y30 | VCCAUX |

| Date | Version | Description |
|----------|---------|---|
| 11/30/07 | 2.3 | Added XC3S5000 FG(G)676 package. Noted that the FG(G)1156 package is being discontinued. Updated Table 86 with latest thermal characteristics data. |
| 06/25/08 | 2.4 | Updated formatting and links. |
| 12/04/09 | 2.5 | Added link to UG332 in CCLK: Configuration Clock . Noted that the CP132, CPG132, FG1156, and FGG1156 packages are being discontinued in Table 81 , Table 83 , Table 84 , Table 85 , and Table 86 . Updated CP132: 132-Ball Chip-Scale Package to indicate that the CP132 and CPG132 packages are being discontinued. |
| 10/29/12 | 3.0 | Added Notice of Disclaimer . Per XCN07022 , updated the FG1156 and FGG1156 package discussion throughout document including in Table 81 , Table 83 , Table 84 , Table 85 , and Table 86 . Per XCN08011 , updated CP132 and CPG132 package discussion throughout document including in Table 81 , Table 83 , Table 84 , Table 85 , and Table 86 . This product is not recommended for new designs. |

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN (“PRODUCTS”) ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

CRITICAL APPLICATIONS DISCLAIMER

XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS IN LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, “CRITICAL APPLICATIONS”). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.