

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | ARM® Cortex®-M4  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 100MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                          |
| Peripherals                | DMA, PWM, WDT  |
| Number of I/O              | 35   |
| Program Memory Size        | 64KB (64K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 16K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V   |
| Data Converters            | A/D 2x16b; D/A 1x12b                                       |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 105°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 48-LQFP  |
| Supplier Device Package    | 48-LQFP (7x7)  |
| Purchase URL               | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mkv30f64vlf10 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Implements Field Orient Control (FOC) using Back EMF to improve motor efficiency
- Utilizes SpinTAC control theory that improves overall system performance and reliability

### Ordering Information

| Part Number                 | Mer        | Number of GPIOs |    |
|-----------------------------|------------|-----------------|----|
|                             | Flash (KB) | SRAM (KB)       |    |
| MKV30F128VLH10              | 128        | 16              | 46 |
| MKV30F128VLF10              | 128        | 16              | 35 |
| MKV30F128VFM10              | 128        | 16              | 26 |
| MKV30F64VLH10               | 64         | 16              | 46 |
| MKV30F64VLF10               | 64         | 16              | 35 |
| MKV30F64VFM10               | 64         | 16              | 26 |
| MKV30F128VLF10P             | 120        | 16              | 35 |
| MKV30F64VLH10P <sup>1</sup> | 56         | 16              | 46 |
| MKV30F64VLF10P <sup>1</sup> | 56         | 16              | 35 |

#### 1. This part number is subject to removal

#### **Related Resources**

| Туре                           | Description  | Resource   |
|--------------------------------|--|--|
| Selector<br>Guide              | The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.                                 | Product Selector   |
| Product Brief                  | The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.                                   | KV30FKV31FPB   |
| Reference<br>Manual            | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.   | KV30P64M100SFARM   |
| Data Sheet                     | The Data Sheet includes electrical characteristics and signal connections.   | This document.   |
| KMS User<br>Guide              | The KMS User Guide provides a comprehensive description of the features and functions of the Kinetis Motor Suite solution.                                       | Kinetis Motor Suite User's Guide (KMS100UG) <sup>1</sup>   |
| KMS API<br>Reference<br>Manual | The KMS API reference manual provides a comprehensive description of the API of the Kinetis Motor Suite function blocks.   | Kinetis Motor Suite API<br>Reference Manual<br>(KMS100RM) <sup>1</sup>   |
| Chip Errata                    | The chip mask set Errata provides additional or corrective information for a particular device mask set.   | Kinetis_V_0N36M  |
| Package<br>drawing             | Package dimensions are provided by the part number:<br>MKV30F64VLF10P<br>MKV30F64VLH10P<br>MKV30F128VLH10<br>MKV30F128VLF10<br>MKV30F128VFM10<br>MKV30F128VLF10P | <ul> <li>98ASH00962A</li> <li>98ASS23234W</li> <li>98ASS23234W</li> <li>98ASH00962A</li> <li>98ARE10566D</li> <li>98ASH00962A</li> </ul> |

1. To find the associated resource, go to freescale.com and perform a search using Document ID

Figure 1 shows the functional modules in the chip.



Figure 1. Functional block diagram

| Symbol           | Description  | Min.                  | Max.                  | Unit |
|------------------|--|-----------------------|-----------------------|------|
| V <sub>DD</sub>  | Digital supply voltage   | -0.3                  | 3.8                   | V    |
| I <sub>DD</sub>  | Digital supply current   | —                     | 145                   | mA   |
| V <sub>DIO</sub> | Digital input voltage  | -0.3                  | V <sub>DD</sub> + 0.3 | V    |
| V <sub>AIO</sub> | Analog <sup>1</sup>  | -0.3                  | V <sub>DD</sub> + 0.3 | V    |
| I <sub>D</sub>   | Maximum current single pin limit (applies to all digital pins) | -25                   | 25                    | mA   |
| V <sub>DDA</sub> | Analog supply voltage  | V <sub>DD</sub> – 0.3 | V <sub>DD</sub> + 0.3 | V    |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.





### 2.2 Nonswitching electrical specifications

### 2.2.1 Voltage and current operating requirements

 Table 1. Voltage and current operating requirements

| Symbol          | Description    | Min. | Max. | Unit | Notes |
|-----------------|----------------|------|------|------|-------|
| V <sub>DD</sub> | Supply voltage | 1.71 | 3.6  | V    |       |

Table continues on the next page...

| Symbol              | Description  | Min.                 | Max.                 | Unit | Notes |
|---------------------|--|----------------------|----------------------|------|-------|
| V <sub>DDA</sub>    | Analog supply voltage  | 1.71                 | 3.6                  | V    |       |
| $V_{DD} - V_{DDA}$  | V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage  | -0.1                 | 0.1                  | V    |       |
| $V_{SS} - V_{SSA}$  | V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage  | -0.1                 | 0.1                  | V    |       |
| V <sub>IH</sub>     | Input high voltage   | $0.7 \times V_{DD}$  | _                    | V    |       |
|                     | • 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V  | $0.75 \times V_{DD}$ | —                    | V    |       |
|                     | • $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$   |                      |                      |      |       |
| V <sub>IL</sub>     | Input low voltage  |                      | $0.35 \times V_{DD}$ | V    |       |
|                     | • 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V  | _                    | $0.3 \times V_{DD}$  | V    |       |
|                     | • $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$   |                      |                      |      |       |
| V <sub>HYS</sub>    | Input hysteresis   | $0.06 \times V_{DD}$ |                      | V    |       |
| I <sub>ICIO</sub>   | Analog and I/O pin DC injection current — single pin   |                      |                      |      | 1     |
|                     | <ul> <li>V<sub>IN</sub> &lt; V<sub>SS</sub>-0.3V (Negative current injection)</li> </ul>   | -3                   | —                    | mA   |       |
| I <sub>ICcont</sub> | Contiguous pin DC injection current —regional limit,<br>includes sum of negative injection currents or sum of<br>positive injection currents of 16 contiguous pins | -25                  | _                    | mA   |       |
|                     | Negative current injection   |                      |                      |      |       |
| V <sub>ODPU</sub>   | Open drain pullup voltage level  | V <sub>DD</sub>      | V <sub>DD</sub>      | V    | 2     |
| V <sub>RAM</sub>    | V <sub>DD</sub> voltage required to retain RAM   | 1.2                  | —                    | V    |       |

Table 1. Voltage and current operating requirements (continued)

 All analog and I/O pins are internally clamped to V<sub>SS</sub> through ESD protection diodes. If V<sub>IN</sub> is less than V<sub>IO\_MIN</sub> or greater than V<sub>IO\_MAX</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>IO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICIO</sub>I.

2. Open drain outputs must be pulled to VDD.

# 2.2.2 LVD and POR operating requirements

Table 2.  $V_{DD}$  supply LVD and POR operating requirements

| Symbol             | Description   | Min. | Тур. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V <sub>POR</sub>   | Falling VDD POR detect voltage                              | 0.8  | 1.1  | 1.5  | V    |       |
| V <sub>LVDH</sub>  | Falling low-voltage detect threshold — high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V    |       |
|                    | Low-voltage warning thresholds — high range                 |      |      |      |      | 1     |
| V <sub>LVW1H</sub> | Level 1 falling (LVWV=00)                                   | 2.62 | 2.70 | 2.78 | V    |       |
| V <sub>LVW2H</sub> | Level 2 falling (LVWV=01)                                   | 2.72 | 2.80 | 2.88 | V    |       |
| V <sub>LVW3H</sub> | <ul> <li>Level 3 falling (LVWV=10)</li> </ul>               | 2.82 | 2.90 | 2.98 | V    |       |
| V <sub>LVW4H</sub> | Level 4 falling (LVWV=11)                                   | 2.92 | 3.00 | 3.08 | V    |       |

Table continues on the next page ...

7

| Table 5. | Power consum | otion operating | behaviors | (continued)                             |
|----------|--------------|-----------------|-----------|---|
|          |              |                 |           | (•••••••••••••••••••••••••••••••••••••• |

| Symbol                | Description  | Min. | Тур.  | Max.  | Unit | Notes |
|-----------------------|--|------|-------|-------|------|-------|
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled       | —    | 0.76  | 1.04  | mA   | 13    |
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled     | —    | 0.28  | 0.56  | mA   | 14    |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V   |      |       |       |      |       |
|                       | @ -40°C to 25°C  | —    | 0.26  | 0.33  | mA   |       |
|                       | @ 70°C   | —    | 0.30  | 0.47  | mA   |       |
|                       | @ 85°C   | —    | 0.35  | 0.52  | mA   |       |
|                       | @ 105°C  | —    | 0.43  | 0.60  | mA   |       |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V                                      |      |       |       |      |       |
|                       | @ -40°C to 25°C  | —    | 2.80  | 8.30  | μA   |       |
|                       | @ 70°C   | —    | 13.30 | 29.90 | μA   |       |
|                       | @ 85°C   | _    | 26.90 | 46.45 | μA   |       |
|                       | @ 105°C  |      | 56.80 | 67.05 | μA   |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V                                  |      |       |       |      |       |
|                       | @ -40°C to 25°C  | _    | 1.3   | 1.71  | μA   |       |
|                       | @ 70°C   | _    | 3.8   | 5.35  | μA   |       |
|                       | @ 85°C   | _    | 7.6   | 8.50  | μA   |       |
|                       | @ 105°C  | —    | 15.1  | 19.05 | μA   |       |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V                                  |      |       |       |      |       |
|                       | @ -40°C to 25°C  | _    | 1.3   | 1.55  | μA   |       |
|                       | @ 70°C   | _    | 3.1   | 4.05  | μΑ   |       |
|                       | @ 85°C   | _    | 7.2   | 8.60  | μA   |       |
|                       | @ 105°C  | —    | 12.0  | 14.10 | μA   |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V                                  |      |       |       |      |       |
|                       | @ -40°C to 25°C  | _    | 0.63  | 0.87  | μΑ   |       |
|                       | @ 70°C   | _    | 1.70  | 2.35  | μΑ   |       |
|                       | @ 85°C   | _    | 2.8   | 3.40  | μΑ   |       |
|                       | @ 105°C  | —    | 7.6   | 8.80  | μA   |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled  |      |       |       |      |       |
|                       | @ -40°C to 25°C  | _    | 0.35  | 0.46  | μA   |       |
|                       | @ 70°C   | _    | 1.38  | 1.94  | μA   |       |
|                       | @ 85°C   | _    | 2.4   | 2.95  | μA   |       |
|                       | @ 105°C  |      | 7.3   | 8.45  | μA   |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled |      |       |       |      |       |
|                       | @ -40°C to 25°C  | —    | 0.07  | 0.16  | μA   |       |
|                       | @ 70°C   | —    | 1.05  | 1.78  | μA   |       |
|                       | @ 85°C   | _    | 2.1   | 2.80  | μA   |       |

Table continues on the next page ...

| Symbol              | Description  |     | Temperature (°C) |     |     |     | Unit |    |
|---------------------|--|-----|------------------|-----|-----|-----|------|----|
|                     |  | -40 | 25               | 50  | 70  | 85  | 105  |    |
|                     | VLPS   | 510 | 560              | 560 | 560 | 610 | 680  |    |
|                     | STOP   | 510 | 560              | 560 | 560 | 610 | 680  |    |
| I <sub>48MIRC</sub> | 48 Mhz internal reference clock  | 350 | 350              | 350 | 350 | 350 | 350  | μA |
| I <sub>CMP</sub>    | CMP peripheral adder measured by<br>placing the device in VLLS1 mode with<br>CMP enabled using the 6-bit DAC and<br>a single external input for compare.<br>Includes 6-bit DAC power<br>consumption.               | 22  | 22               | 22  | 22  | 22  | 22   | μΑ |
| I <sub>UART</sub>   | UART peripheral adder measured by<br>placing the device in STOP or VLPS<br>mode with selected clock source<br>waiting for RX data at 115200 baud<br>rate. Includes selected clock source<br>power consumption.     |     |                  |     |     |     |      |    |
|                     | MCGIRCLK (4 MHz internal reference clock)  | 66  | 66               | 66  | 66  | 66  | 66   | μA |
|                     | >OSCERCLK (4 MHz external crystal)   | 214 | 237              | 246 | 254 | 260 | 268  |    |
| I <sub>BG</sub>     | Bandgap adder when BGEN bit is set<br>and device is placed in VLPx, LLS, or<br>VLLSx mode.   | 45  | 45               | 45  | 45  | 45  | 45   | μA |
| I <sub>ADC</sub>    | ADC peripheral adder combining the measured values at $V_{DD}$ and $V_{DDA}$ by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions. | 42  | 42               | 42  | 42  | 42  | 42   | μA |

| Table 6. | Low power n | node peripheral | adders-typic | al value ( | continued) |
|----------|-------------|-----------------|--------------|------------|------------|
|          |             |                 |              |            |            |

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA

#### General



Figure 3. Run mode supply current vs. core frequency

#### General



Figure 4. VLPR mode supply current vs. core frequency

## 2.2.6 EMC radiated emissions operating behaviors

### Table 7. EMC radiated emissions operating behaviors for 64 LQFP package

| Parame<br>ter    | Conditions                 | Clocks                    | Frequency range  | Level<br>(Typ.) | Unit | Notes   |
|------------------|----------------------------|---------------------------|------------------|-----------------|------|---------|
| V <sub>EME</sub> | Device configuration, test | FSYS = 100 MHz            | 150 kHz–50 MHz   | 11              | dBuV | 1, 2, 3 |
|                  | conditions and EM          | FBUS = 50 MHz             | 50 MHz–150 MHz   | 12              |      |         |
|                  | 61967-2.                   | External crystal = 10 MHz | 150 MHz–500 MHz  | 11              |      |         |
|                  | Supply voltage: VDD =      |                           | 500 MHz–1000 MHz | 8               |      |         |
|                  | 3.3 V                      |                           | IEC level        | Ν               |      | 4       |
|                  | Temp = 25°C                |                           |                  |                 |      |         |

1. Measurements were made per IEC 61967-2 while the device was running typical application code.

- 2. Measurements were performed on the 64LQFP device, MKV30F128VLH10.
- 3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

4. IEC Level Maximums: N  $\leq$  12dBmV, M  $\leq$  18dBmV, L  $\leq$  24dBmV, K  $\leq$  30dBmV, I  $\leq$  36dBmV .

### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

### 2.2.8 Capacitance attributes

### Table 8. Capacitance attributes

| Symbol            | Description                     | Min. | Max. | Unit |
|-------------------|---------------------------------|------|------|------|
| C <sub>IN_A</sub> | Input capacitance: analog pins  | —    | 7    | pF   |
| C <sub>IN_D</sub> | Input capacitance: digital pins |      | 7    | pF   |

### 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 9. Device clock specifications

| Symbol             | Description                                 | Min.           | Max.           | Unit  | Notes |
|--------------------|---|----------------|----------------|-------|-------|
|                    | High Speed run mo                           | ode            |                |       |       |
| f <sub>SYS</sub>   | System and core clock                       | —              | 100            | MHz   |       |
| f <sub>BUS</sub>   | Bus clock                                   | —              | 50             | MHz   |       |
|                    | Normal run mode (and High Speed run mode ur | nless otherwis | se specified a | bove) |       |
| f <sub>SYS</sub>   | System and core clock                       | —              | 72             | MHz   |       |
| f <sub>BUS</sub>   | Bus clock                                   | _              | 50             | MHz   |       |
| f <sub>FLASH</sub> | Flash clock                                 | —              | 25             | MHz   |       |
| f <sub>LPTMR</sub> | LPTMR clock                                 | —              | 25             | MHz   |       |
|                    | VLPR mode <sup>1</sup>                      |                |                |       |       |
| f <sub>SYS</sub>   | System and core clock                       | —              | 4              | MHz   |       |
| f <sub>BUS</sub>   | Bus clock                                   | _              | 4              | MHz   |       |
| f <sub>FLASH</sub> | Flash clock                                 | —              | 1              | MHz   |       |
| f <sub>ERCLK</sub> | External reference clock                    | —              | 16             | MHz   |       |

Table continues on the next page ...

#### Peripheral operating requirements and behaviors

| Board type | Symbol          | Descriptio<br>n   | 64 LQFP | 48 LQFP | 32 QFN | Unit | Notes |
|------------|-----------------|---|---------|---------|--------|------|-------|
| _          | Ψ <sub>JT</sub> | Thermal<br>characterizati<br>on<br>parameter,<br>junction to<br>package top<br>outside<br>center<br>(natural<br>convection) | 3       | 5       | 6      | °C/W | 4     |

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

## **3** Peripheral operating requirements and behaviors

### 3.1 Core modules

### 3.1.1 SWD electricals

Table 12. SWD full voltage range electricals

| Symbol | Description                                     | Min. | Max. | Unit |
|--------|---|------|------|------|
|        | Operating voltage                               | 1.71 | 3.6  | V    |
| S1     | SWD_CLK frequency of operation                  |      |      |      |
|        | Serial wire debug                               | 0    | 33   | MHz  |
| S2     | SWD_CLK cycle period                            | 1/S1 | —    | ns   |
| S3     | SWD_CLK clock pulse width                       |      |      |      |
|        | Serial wire debug                               | 15   | —    | ns   |
| S4     | SWD_CLK rise and fall times                     | —    | 3    | ns   |
| S9     | SWD_DIO input data setup time to SWD_CLK rise   | 8    | —    | ns   |
| S10    | SWD_DIO input data hold time after SWD_CLK rise | 1.4  | —    | ns   |
| S11    | SWD_CLK high to SWD_DIO data valid              | —    | 25   | ns   |
| S12    | SWD_CLK high to SWD_DIO high-Z                  | 5    | —    | ns   |

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Boundary Scan                                      | 50   | —    | ns   |
|        | JTAG and CJTAG                                     | 25   | —    | ns   |
| J4     | TCLK rise and fall times                           | _    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 1    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid        | _    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z            | _    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise        | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise      | 1    | _    | ns   |
| J11    | TCLK low to TDO data valid                         | _    | 19   | ns   |
| J12    | TCLK low to TDO high-Z                             | _    | 19   | ns   |
| J13    | TRST assert time                                   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high            | 8    | —    | ns   |

Table 13. JTAG limited voltage range electricals (continued)

Table 14. JTAG full voltage range electricals

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Operating voltage                                  | 1.71 | 3.6  | V    |
| J1     | TCLK frequency of operation                        |      |      | MHz  |
|        | Boundary Scan                                      | 0    | 10   |      |
|        | JTAG and CJTAG                                     | 0    | 15   |      |
| J2     | TCLK cycle period                                  | 1/J1 | _    | ns   |
| J3     | TCLK clock pulse width                             |      |      |      |
|        | Boundary Scan                                      | 50   | _    | ns   |
|        | JTAG and CJTAG                                     | 33   | _    | ns   |
| J4     | TCLK rise and fall times                           | _    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | _    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 1.4  | —    | ns   |
| J7     | TCLK low to boundary scan output data valid        | _    | 27   | ns   |
| J8     | TCLK low to boundary scan output high-Z            | _    | 27   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise        | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise      | 1.4  | —    | ns   |
| J11    | TCLK low to TDO data valid                         | _    | 26.2 | ns   |
| J12    | TCLK low to TDO high-Z                             |      | 26.2 | ns   |
| J13    | TRST assert time                                   | 100  | _    | ns   |
| J14    | TRST setup time (negation) to TCLK high            | 8    | —    | ns   |



Figure 7. Test clock input timing



Figure 8. Boundary scan (JTAG) timing

### 3.3.1 MCG specifications

| Symbol                  | Description  |  | Min.                            | Тур.      | Max.    | Unit                  | Notes |
|-------------------------|--|--|---------------------------------|-----------|---------|-----------------------|-------|
| f <sub>ints_ft</sub>    | Internal reference<br>factory trimmed at   | frequency (slow clock) —<br>nominal VDD and 25 °C                | —                               | 32.768    | _       | kHz                   |       |
| $\Delta f_{ints_t}$     | Total deviation of (slow clock) over   | internal reference frequency<br>voltage and temperature          | _                               | +0.5/-0.7 | ± 2     | %                     |       |
| f <sub>ints_t</sub>     | Internal reference<br>user trimmed   | frequency (slow clock) —   | 31.25                           | _         | 39.0625 | kHz                   |       |
| $\Delta_{fdco\_res\_t}$ | Resolution of trim<br>frequency at fixed<br>using SCTRIM an  | med average DCO output<br>voltage and temperature —<br>d SCFTRIM | _                               | ± 0.3     | ± 0.6   | %f <sub>dco</sub>     | 1     |
| Δf <sub>dco_t</sub>     | Total deviation of<br>frequency over vo  | trimmed average DCO output<br>Itage and temperature              | —                               | +0.5/-0.7 | ± 2     | %f <sub>dco</sub>     | 1, 2  |
| ∆f <sub>dco_t</sub>     | Total deviation of<br>frequency over fix<br>range of 0–70°C  | trimmed average DCO output<br>ed voltage and temperature         | _                               | ± 0.3     | ± 1.5   | %f <sub>dco</sub>     | 1     |
| f <sub>intf_ft</sub>    | Internal reference<br>factory trimmed at   | frequency (fast clock) —<br>nominal VDD and 25°C                 | _                               | 4         | —       | MHz                   |       |
| ∆f <sub>intf_ft</sub>   | Frequency deviation of internal reference clock<br>(fast clock) over temperature and voltage —<br>factory trimmed at nominal VDD and 25 °C |  |                                 | +1/-2     | ± 5     | %f <sub>intf_ft</sub> |       |
| f <sub>intf_t</sub>     | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C  |  | 3                               | _         | 5       | MHz                   |       |
| f <sub>loc_low</sub>    | Loss of external clock minimum frequency —<br>RANGE = 00   |  | (3/5) x<br>f <sub>ints_t</sub>  | _         | —       | kHz                   |       |
| f <sub>loc_high</sub>   | Loss of external c<br>RANGE = 01, 10,  | lock minimum frequency —<br>or 11                                | (16/5) x<br>f <sub>ints_t</sub> | _         | —       | kHz                   |       |
|                         |  | FL   | _L                              |           |         |                       |       |
| f <sub>fll_ref</sub>    | FLL reference free   | quency range   | 31.25                           | —         | 39.0625 | kHz                   |       |
| f <sub>dco</sub>        | DCO output<br>frequency range  | Low range (DRS=00)<br>640 × f <sub>fll ref</sub>                 | 20                              | 20.97     | 25      | MHz                   | 3, 4  |
|                         |  | Mid range (DRS=01)<br>1280 × f <sub>fll ref</sub>                | 40                              | 41.94     | 50      | MHz                   | -     |
|                         |  | Mid-high range (DRS=10)<br>1920 × f <sub>fll ref</sub>           | 60                              | 62.91     | 75      | MHz                   | -     |
|                         |  | High range (DRS=11)  | 80                              | 83.89     | 100     | MHz                   |       |
|                         |  | $2560 \times f_{fll\_ref}$                                       |                                 |           |         |                       |       |
| f <sub>dco_t_DMX3</sub> | DCO output<br>frequency  | Low range (DRS=00)   | —                               | 23.99     |         | MHz                   | 5, 6  |
| 2                       |  | 732 × t <sub>fll_ref</sub>                                       |                                 |           |         |                       | -     |
|                         |  | Mid range (DRS=01)<br>1464 × f <sub>flLref</sub>                 | _                               | 47.97     | _       | MHz                   |       |
|                         |  | <br>Mid-high range (DRS=10)                                      | —                               | 71.99     | —       | MHz                   |       |

### Table 15. MCG specifications

Table continues on the next page...

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.4.1.3 Flash high voltage current behaviors Table 21. Flash high voltage current behaviors

| Symbol              | Description   | Min. | Тур. | Max. | Unit |
|---------------------|---|------|------|------|------|
| I <sub>DD_PGM</sub> | Average current adder during high voltage flash programming operation |      | 2.5  | 6.0  | mA   |
| I <sub>DD_ERS</sub> | Average current adder during high voltage flash erase operation       |      | 1.5  | 4.0  | mA   |

### 3.4.1.4 Reliability specifications Table 22. NVM reliability specifications

| Symbol                  | Description                            | Min. | Typ. <sup>1</sup> | Max. | Unit   | Notes |  |  |  |
|-------------------------|--|------|-------------------|------|--------|-------|--|--|--|
| Program Flash           |  |      |                   |      |        |       |  |  |  |
| t <sub>nvmretp10k</sub> | Data retention after up to 10 K cycles | 5    | 50                | _    | years  | —     |  |  |  |
| t <sub>nvmretp1k</sub>  | Data retention after up to 1 K cycles  | 20   | 100               |      | years  | —     |  |  |  |
| n <sub>nvmcycp</sub>    | Cycling endurance                      | 10 K | 50 K              | _    | cycles | 2     |  |  |  |

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T<sub>i</sub>  $\leq$  125 °C.

### 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 23 and Table 24 are achievable on the differential pins ADCx\_DPx, ADCx\_DMx.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

| Symbol            | Description                               | Conditions   | Min.             | Typ. <sup>1</sup> | Max.             | Unit | Notes |
|-------------------|---|--|------------------|-------------------|------------------|------|-------|
| V <sub>DDA</sub>  | Supply voltage                            | Absolute   | 1.71             | _                 | 3.6              | V    |       |
| $\Delta V_{DDA}$  | Supply voltage                            | Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )   | -100             | 0                 | +100             | mV   | 2     |
| $\Delta V_{SSA}$  | Ground voltage                            | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )                         | -100             | 0                 | +100             | mV   | 2     |
| V <sub>REFH</sub> | ADC reference voltage high                |  | 1.13             | V <sub>DDA</sub>  | V <sub>DDA</sub> | V    |       |
| V <sub>REFL</sub> | ADC reference voltage low                 |  | V <sub>SSA</sub> | V <sub>SSA</sub>  | V <sub>SSA</sub> | V    |       |
| V <sub>ADIN</sub> | Input voltage                             | 16-bit differential mode   | VREFL            |                   | 31/32 *<br>VREFH | V    |       |
|                   |   | All other modes  | VREFL            | —                 | VREFH            |      |       |
| C <sub>ADIN</sub> | Input                                     | 16-bit mode  |                  | 8                 | 10               | pF   |       |
|                   | capacitance                               | <ul> <li>8-bit / 10-bit / 12-bit<br/>modes</li> </ul>            | _                | 4                 | 5                |      |       |
| R <sub>ADIN</sub> | Input series<br>resistance                |  |                  | 2                 | 5                | kΩ   |       |
| R <sub>AS</sub>   | Analog source<br>resistance<br>(external) | 13-bit / 12-bit modes<br>f <sub>ADCK</sub> < 4 MHz               | _                | _                 | 5                | kΩ   | 3     |
| f <sub>ADCK</sub> | ADC conversion<br>clock frequency         | ≤ 13-bit mode  | 1.0              |                   | 24.0             | MHz  | 4     |
| f <sub>ADCK</sub> | ADC conversion<br>clock frequency         | 16-bit mode  | 2.0              | _                 | 12.0             | MHz  | 4     |
| C <sub>rate</sub> | ADC conversion                            | ≤ 13-bit modes   |                  |                   |                  |      | 5     |
|                   | rate                                      | No ADC hardware averaging  | 20               | _                 | 1200             | Ksps |       |
|                   |   | Continuous conversions<br>enabled, subsequent<br>conversion time |                  |                   |                  |      |       |
| C <sub>rate</sub> | ADC conversion                            | 16-bit mode  |                  |                   |                  |      | 5     |
|                   | rate                                      | No ADC hardware averaging  | 37               | —                 | 461              | Ksps |       |
|                   |   | Continuous conversions<br>enabled, subsequent<br>conversion time |                  |                   |                  |      |       |

### 3.6.1.1 16-bit ADC operating conditions Table 23. 16-bit ADC operating conditions

- 1. Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.



Figure 16. Typical INL error vs. digital code



Figure 17. Offset at half scale vs. temperature

## 3.6.4 Voltage reference electrical specifications

| Fable 28. | VREF full-range | operating | requiremen | ts |
|-----------|-----------------|-----------|------------|----|
|-----------|-----------------|-----------|------------|----|

| Symbol           | Description             | Min. Max.                 |                         | Unit | Notes |
|------------------|-------------------------|---------------------------|-------------------------|------|-------|
| V <sub>DDA</sub> | Supply voltage          | 1.71                      | 3.6                     | V    |       |
| T <sub>A</sub>   | Temperature             | Operating t<br>range of t | emperature<br>he device | °C   |       |
| CL               | Output load capacitance | 100                       |                         | nF   | 1, 2  |

1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.

 The load capacitance should not exceed +/-25% of the nominal specified C<sub>L</sub> value over the operating temperature range of the device.

| Num  | Description                              | Min.                      | Max.                     | Unit |
|------|--|---------------------------|--------------------------|------|
|      | Operating voltage                        | 1.71                      | 3.6                      | V    |
|      | Frequency of operation                   | —                         | 6.25                     | MHz  |
| DS9  | DSPI_SCK input cycle time                | 8 x t <sub>BUS</sub>      | —                        | ns   |
| DS10 | DSPI_SCK input high/low time             | (t <sub>SCK</sub> /2) - 4 | (t <sub>SCK/2)</sub> + 4 | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                         | 29.5                     | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                         | —                        | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 3.2                       | —                        | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                         | —                        | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                         | 25                       | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                         | 25                       | ns   |





Figure 21. DSPI classic SPI timing — slave mode

### 3.8.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing Table 36. I<sup>2</sup>C timing

| Characteristic   | Symbol                | Standard Mode |         | Fast Mode |                  | Unit |
|--|-----------------------|---------------|---------|-----------|------------------|------|
|  |                       | Minimum       | Maximum | Minimum   | Maximum          |      |
| SCL Clock Frequency  | f <sub>SCL</sub>      | 0             | 100     | 0         | 400 <sup>1</sup> | kHz  |
| Hold time (repeated) START condition.<br>After this period, the first clock pulse is<br>generated. | t <sub>HD</sub> ; STA | 4             |         | 0.6       | _                | μs   |
| LOW period of the SCL clock  | t <sub>LOW</sub>      | 4.7           | —       | 1.25      | —                | μs   |
| HIGH period of the SCL clock   | t <sub>HIGH</sub>     | 4             | —       | 0.6       | —                | μs   |
| Set-up time for a repeated START condition   | t <sub>SU</sub> ; STA | 4.7           |         | 0.6       |                  | μs   |

Table continues on the next page...



Figure 22. Timing definition for devices on the I<sup>2</sup>C bus

## 3.8.4 UART switching specifications

See General switching specifications.

## 3.9 Kinetis Motor Suite

Kinetis Motor Suite is a bundled software solution that enables the rapid configuration of motor drive systems, and accelerates development of the final motor drive application.

Several members of the KV3x family are enabled with Kinetis motor suite. The enabled devices can be identified within the orderable part numbers in this table. For more information refer to Kinetis Motor Suite User's Guide (KMS100UG) and Kinetis Motor Suite API Reference Manual (KMS100RM).

### NOTE

To find the associated resource, go to freescale.com and perform a search using Document ID.

# 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:



Figure 24. KV30F 48 LQFP pinout diagram