NXP USA Inc. - MKV30F64VLH10 Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	46
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 2x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv30f64vlh10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 1 shows the functional modules in the chip.




Figure 1. Functional block diagram


Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current	—	145	mA
V _{DIO}	Digital input voltage	-0.3	V _{DD} + 0.3	V
V _{AIO}	Analog ¹	-0.3	V _{DD} + 0.3	V
Ι _D	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

2 General

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.





2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements

 Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_RUN}	Run mode current in Compute operation — code executing from flash					
	@ 1.8V	—	12.10	13.10	mA	6
	@ 3.0V	_	12.20	13.37	mA	
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					
	@ 1.8V	—	12.8	13.47	mA	7
	@ 3.0V	—	12.9	13.57	mA	
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash					
	@ 1.8V	—	14.8	15.47	mA	8
	@ 3.0V					
	• @ 25°C	—	14.9	15.57	mA	
	• @ 70°C	_	14.9	15.57	mA	
	• @ 85°C	—	14.9	15.57	mA	
	• @ 105°C		15.5	16.20	mA	
I _{DD_RUN}	Run mode current — Compute operation, code executing from flash					
	@ 1.8V	—	12.1	12.77	mA	9
	@ 3.0V					
	• @ 25°C	—	12.2	12.87	mA	
	• @ 70°C	—	12.2	12.87	mA	
	• @ 85°C	—	12.2	12.87	mA	
	• @ 105°C	—	12.7	13.37	mA	
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	5.5	6.17	mA	7
I _{DD_WAIT}	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	3.5	4.17	mA	10
I _{DD_VLPR}	Very-low-power run mode current in Compute operation — CoreMark benchmark code executing from flash					
	@ 1.8V	_	0.58	0.86	mA	2, 11, 3
	@ 3.0V	—	0.59	0.87	mA	
I _{DD_VLPR}	Very-low-power run mode current in Compute operation, code executing from flash					
	@ 1.8V	_	0.47	0.75	mA	11
	@ 3.0V	_	0.47	0.75	mA	
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	0.62	0.90	mA	12

Table continues on the next page...

General




Figure 4. VLPR mode supply current vs. core frequency

2.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 64 LQFP package

Parame ter	Conditions	Clocks	Frequency range	Level (Typ.)	Unit	Notes
V _{EME}	Device configuration, test	FSYS = 100 MHz	150 kHz–50 MHz	11	dBuV	1, 2, 3
	conditions and EM testing per standard IEC	FBUS = 50 MHz	50 MHz–150 MHz	12		
	61967-2.	External crystal = 10 MHz	150 MHz–500 MHz	11		
	Supply voltage: VDD =		500 MHz–1000 MHz	8		
	3.3 V		IEC level	N		4
	Temp = 25°C					

1. Measurements were made per IEC 61967-2 while the device was running typical application code.

- 2. Measurements were performed on the 64LQFP device, MKV30F128VLH10.
- 3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

Symbol	Description	Min.	Max.	Unit	Notes
f _{LPTMR_pin}	LPTMR clock	—	25	MHz	
f _{LPTMR_ERCLK}	LPTMR external reference clock	—	16	MHz	

Table 9.	Device clock s	pecifications	(continued)

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

 Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	_	ns	4
	Port rise and fall time				5
	Slew disabled	—			
	• $1.71 \le V_{DD} \le 2.7V$	—	10	ns	
	• $2.7 \le V_{DD} \le 3.6V$		5	ns	
	Slew enabled	_			
	• $1.71 \le V_{DD} \le 2.7V$	—	30	ns	
	• $2.7 \le V_{DD} \le 3.6V$		16	ns	

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater of synchronous and asynchronous timing must be met.
- 3. These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 4. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 5. 25 pF load

2.4 Thermal specifications

Symbol	Description	Min.	Max.	Unit
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	—	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	1	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	19	ns
J12	TCLK low to TDO high-Z	_	19	ns
J13	TRST assert time	100		ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 13. JTAG limited voltage range electricals (continued)

Table 14. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	15	
J2	TCLK cycle period	1/J1		ns
J3	TCLK clock pulse width			
	Boundary Scan	50	—	ns
	JTAG and CJTAG	33	—	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20		ns
J6	Boundary scan input data hold time after TCLK rise	1.4	_	ns
J7	TCLK low to boundary scan output data valid	_	27	ns
J8	TCLK low to boundary scan output high-Z	_	27	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	26.2	ns
J12	TCLK low to TDO high-Z	—	26.2	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8		ns




Figure 7. Test clock input timing




Figure 8. Boundary scan (JTAG) timing

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

 Table 17. Oscillator DC electrical specifications (continued)

1. V_{DD}=3.3 V, Temperature =25 $^{\circ}$ C

2. See crystal or resonator manufacturer's recommendation

3. C_x and C_y can be provided by using either integrated capacitors or external components.

4. When low-power mode is selected, R_F is integrated and must not be attached externally.

5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

3.3.3.2 Oscillator frequency specifications

Table 18. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low- frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high- frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)		_	50	MHz	1, 2
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	—	750		ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	—	250		ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

1. Other frequency limits may apply when external clock is being used as a reference for the FLL

- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

3.4 Memories and memory interfaces

3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	—	7.5	18	μs	_
t _{hversscr}	Sector Erase high-voltage time	—	13	113	ms	1
t _{hversall}	Erase All high-voltage time	_	104	904	ms	1

 Table 19.
 NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

3.4.1.2 Flash timing specifications — commands Table 20. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec2k}	Read 1s Section execution time (flash sector)	—	—	60	μs	1
t _{pgmchk}	Program Check execution time	—	—	45	μs	1
t _{rdrsrc}	Read Resource execution time	—	—	30	μs	1
t _{pgm4}	Program Longword execution time	—	65	145	μs	
t _{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
t _{rd1all}	Read 1s All Blocks execution time	—	—	0.9	ms	1
t _{rdonce}	Read Once execution time	—	—	30	μs	1
t _{pgmonce}	Program Once execution time	—	100	—	μs	
t _{ersall}	Erase All Blocks execution time	—	140	1150	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	—	—	30	μs	1

1. Assumes 25 MHz flash clock frequency.

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
		• <12-bit modes	—	±0.5	-0.7 to +0.5		
E _{FS}	Full-scale error	12-bit modes	_	-4	-5.4	LSB ⁴	$V_{ADIN} = V_{DDA}^5$
		<12-bit modes	_	-1.4	-1.8		
EQ	Quantization error	16-bit modes	_	-1 to 0		LSB ⁴	
		• ≤13-bit modes	_	-	±0.5		
ENOB	Effective number of	16-bit differential mode					6
	bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.9	_	h. it	
		• Avg = 4	11.4	13.1		bits	
		-			_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 ×	ENOB +	1.76	dB	
THD	Total harmonic distortion	16-bit differential mode				dB	7
		• Avg = 32	—	-94	_	dB	
		16-bit single-ended mode		05		üD	
		• Avg = 32	_	-85	_		
SFDR	Spurious free	16-bit differential mode		0.5		dB	7
	dynamic range	• Avg = 32	82	95		٩D	
		16-bit single-ended mode	78	90		dB	
		 Avg = 32 	70	90			
		- Avg - 52					
EIL	Input leakage error			$I_{In} \times R_{AS}$		mV	I _{In} = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V _{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	8

Table 24. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

1. All accuracy numbers assume the ADC is calibrated with V_{REFH} = V_{DDA}

Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.

33




Figure 15. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

3.6.3 12-bit DAC electrical characteristics

3.6.3.1 12-bit DAC operating requirements Table 26. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage	1.71	3.6	V	
V _{DACR}	Reference voltage	1.13	3.6	V	1
CL	Output load capacitance	—	100	pF	2
١L	Output load current	_	1	mA	

1. The DAC reference can be selected to be V_{DDA} or V_{REFH}

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.




Figure 16. Typical INL error vs. digital code




Figure 17. Offset at half scale vs. temperature

3.6.4 Voltage reference electrical specifications

Table 28.	VREF full-range	operating	requirements
-----------	-----------------	-----------	--------------

Symbol	Description	Min. Max.		Unit	Notes
V _{DDA}	Supply voltage	1.71	3.6	V	
T _A	Temperature	Operating temperature range of the device		°C	
CL	Output load capacitance	100		nF	1, 2

1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.

 The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	—	6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t _{BUS}	_	ns
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK/2)} + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	29.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	3.2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	25	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	25	ns






Figure 21. DSPI classic SPI timing — slave mode

3.8.3 Inter-Integrated Circuit Interface (I²C) timing Table 36. I²C timing

Characteristic	Symbol	Standard Mode		Fast	Unit	
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f _{SCL}	0	100	0	400 ¹	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD} ; STA	4	—	0.6	—	μs
LOW period of the SCL clock	t _{LOW}	4.7	—	1.25	—	μs
HIGH period of the SCL clock	t _{HIGH}	4	—	0.6	—	μs
Set-up time for a repeated START condition	t _{SU} ; STA	4.7	—	0.6	—	μs

Table continues on the next page...




Figure 22. Timing definition for devices on the I²C bus

3.8.4 UART switching specifications

See General switching specifications.

3.9 Kinetis Motor Suite

Kinetis Motor Suite is a bundled software solution that enables the rapid configuration of motor drive systems, and accelerates development of the final motor drive application.

Several members of the KV3x family are enabled with Kinetis motor suite. The enabled devices can be identified within the orderable part numbers in this table. For more information refer to Kinetis Motor Suite User's Guide (KMS100UG) and Kinetis Motor Suite API Reference Manual (KMS100RM).

NOTE

To find the associated resource, go to freescale.com and perform a search using Document ID.

4 Dimensions

4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

64 LQFP	48 LQFP	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
40	32	_	PTB17	DISABLED		PTB17		UART0_TX	FTM_CLKIN1		EWM_OUT_b	
41	-	-	PTB18	DISABLED		PTB18		FTM2_CH0			FTM2_QD_ PHA	
42	-	_	PTB19	DISABLED		PTB19		FTM2_CH1			FTM2_QD_ PHB	
43	33	-	PTC0	ADC0_SE14	ADC0_SE14	PTC0	SPI0_PCS4	PDB0_ EXTRG		CMP0_OUT	FTM0_FLT1	SPI0_PCS0
44	34	22	PTC1/ LLWU_P6	ADC0_SE15	ADC0_SE15	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_ b	FTM0_CH0	FTM2_CH0		
45	35	23	PTC2	ADC0_SE4b/ CMP1_IN0	ADC0_SE4b/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_CTS_ b	FTM0_CH1	FTM2_CH1		
46	36	24	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT		
47	—	—	VSS	VSS	VSS							
48	—	-	VDD	VDD	VDD							
49	37	25	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	
50	38	26	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2			CMP0_OUT	FTM0_CH2
51	39	27	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_ EXTRG		UART0_RX		I2C0_SCL
52	40	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN			UART0_TX		I2C0_SDA
53	-	-	PTC8	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8						
54	_	_	PTC9	ADC1_SE5b/ CMP0_IN3	ADC1_SE5b/ CMP0_IN3	PTC9					FTM2_FLT0	
55	_	-	PTC10	ADC1_SE6b	ADC1_SE6b	PTC10						
56	-	_	PTC11/ LLWU_P11	ADC1_SE7b	ADC1_SE7b	PTC11/ LLWU_P11						
57	41	_	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART0_RTS_ b	FTM0_CH0	UART1_RX		
58	42	-	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK	UART0_CTS_ b	FTM0_CH1	UART1_TX		
59	43	_	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART0_RX	FTM0_CH2			I2C0_SCL
60	44	_	PTD3	DISABLED		PTD3	SPI0_SIN	UART0_TX	FTM0_CH3			I2C0_SDA
61	45	29	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UART0_RTS_ b	FTM0_CH4	FTM2_CH0	EWM_IN	
62	46	30	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UART0_CTS_ b	FTM0_CH5	FTM2_CH1	EWM_OUT_b	
63	47	31	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UART0_RX	FTM0_CH0	FTM1_CH0	FTM0_FLT0	
64	48	32	PTD7	DISABLED		PTD7		UART0_TX	FTM0_CH1	FTM1_CH1	FTM0_FLT1	

Pinout

5.3 KV30F Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 23. KV30F 64 LQFP pinout diagram (top view)

6.2 Format

Part numbers for this device have the following format:

Q KV## A FFF R T PP CC S N

6.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
KV##	Kinetis V Series	KV3x: Cortex-M4 based MCU
A	Key attribute	 D = Cortex-M4 w/ DSP F = Cortex-M4 w/ DSP and FPU
FFF	Program flash memory size	 64 = 64 KB 128 = 128 KB 256 = 256 KB 512 = 512 KB
R	Silicon revision	 (Blank) = Main A = Revision after main
т	Temperature range (°C)	 V = -40 to 105 C = -40 to 85
PP	Package identifier	 FM = 32 QFN (5 mm x 5 mm) LF = 48 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) LL = 100 LQFP (14 mm x 14 mm) MC = 121 XFBGA (8 mm x 8 mm) DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm)
CC	Maximum CPU frequency (MHz)	 10 = 100 MHz 12 = 120 MHz
S	Software type	 P = KMS-PMSM and BLDC (Blank) = Not software enabled
N	Packaging type	 R = Tape and reel (Blank) = Trays

6.4 Example

This is an example part number: MKV30F128VLH10P

7 Terminology and guidelines

7.1 Definitions

Key terms are defined in the following table:

Term	Definition
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:
	 Operating ratings apply during operation of the chip. Handling ratings apply when the chip is not powered.
	NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions
Typical value	A specified value for a technical characteristic that:
	 Lies within the range of values specified by the operating behavior Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions
	NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.

Rev. No.	Date	Substantial Changes
		 On p. 1, added parenthetical element to the following bullet under "Analog modules":Accurate internal voltage reference (not available for 32-pin QFN package) In "Voltage and current operating ratings" section, updated digital supply current maximum value In "Voltage and current operating behaviors" section, updated input leakage information In "Power consumption operating behaviors table": Updated existing typical and maximum power measurements Added new typical power measurements for the following: IDD_HSRUN (High Speed Run mode, all peripheral clocks disabled, current executing CoreMark code) IDD_HSRUN (High Speed Run mode, all peripheral clocks disabled, current executing CoreMark code) IDD_RUN (Run mode current in Compute operation, all peripheral clocks disabled, executing CoreMark code) IDD_RUN (Run mode current in Compute operation, all peripheral clocks disabled, executing CoreMark code) IDD_VLPR (Very Low Power mode current in Compute operation, all peripheral clocks disabled, executing CoreMark code) IDD_VLPR (Very Low Power mode current in Compute operation, all peripheral clocks disabled, executing CoreMark code) IDD_VLPR (Very Low Power Run mode current in Compute operation, all peripheral clocks disabled, executing CoreMark code) IDD_VLPR (Very Low Power Run mode current in Compute operation, all peripheral clocks disabled, executing while(1) loop) Updated section, "EMC radiated emissions operating behaviors for 64 LQFP package" In "Thermal attributes" section, added 64-pin LQFP and 32-pin QFN package values Updated "MCG specifications" table Updated "MCG specifications" table In the "Part identification"
1	3/2014	Initial public release

Table 39. Revision History (continued)