

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f87t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F87/88 devices. These are the program memory and the data memory. Each block has its own bus, so access to each block can occur during the same oscillator cycle.

The data memory can be further broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The PIC16F87/88 device's 256 bytes of data EEPROM memory have the address range of 00h-FFh. More details on the EEPROM memory can be found in **Section 3.0 "Data EEPROM and Flash Program Memory**".


Additional information on device memory may be found in the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

#### 2.1 Program Memory Organization

The PIC16F87/88 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F87/88, the first 4K x 14 (0000h-0FFFh) is physically implemented (see Figure 2-1). Accessing a location above the physically implemented address will cause a wraparound. For example, the same instruction will be accessed at locations 020h, 420h, 820h, C20h, 1020h, 1420h, 1820h and 1C20h.

The Reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK: PIC16F87/88



#### 2.2 Data Memory Organization

The data memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank for code reduction and quicker access (e.g., the STATUS register is in Banks 0-3).

Note: EEPROM data memory description can be found in Section 3.0 "Data EEPROM and Flash Program Memory" of this data sheet.

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly, through the File Select Register (FSR).

FIGURE 2-2: PIC16F87 REGISTER FILE MAP




TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page	
Bank 1												
80h <sup>(2)</sup>	INDF	Addressin	g this locatio	n uses conte	nts of FSR to	address data	memory (not	a physical r	egister)	0000 0000	26, 135	
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	18, 69	
82h <sup>(2)</sup>	PCL	Program C	rogram Counter (PC) Least Significant Byte									
83h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17	
84h <sup>(2)</sup>	FSR	Indirect Da	ata Memory /	Address Poir	iter					xxxx xxxx	135	
85h	TRISA	TRISA7	TRISA6	TRISA5 <sup>(3)</sup>	PORTA Data	a Direction Re	gister (TRISA	<4:0>)		1111 1111	52, 126	
86h	TRISB	PORTB D	ata Direction	Register						1111 1111	58, 85	
87h	_	Unimplem	ented							_	_	
88h	_	Unimplem	ented							_	_	
89h	_	Unimplem	ented							_	_	
8Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the Upper	5 bits of the F	Program Cou	unter	0 0000	135	
8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	19, 69, 77	
8Ch	PIE1	_	ADIE <sup>(4)</sup>	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	20, 80	
8Dh	PIE2	OSFIE	CMIE	_	EEIE	_	_	_	_	00-0	22, 34	
8Eh	PCON	_	_	_	_	_	_	POR	BOR	0q	24	
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	-000 0000	40	
90h	OSCTUNE	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	38	
91h	_	Unimplem	ented							_	_	
92h	PR2	Timer2 Pe	riod Registe	Ī						1111 1111	80, 85	
93h	SSPADD	Synchrono	ous Serial Po	ort (I <sup>2</sup> C™ mo	de) Address F	Register				0000 0000	95	
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	88, 95	
95h	1	Unimplem	ented							_		
96h	_	Unimplem	ented							_	_	
97h	_	Unimplem	ented							_	_	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	97, 99	
99h	SPBRG	Baud Rate	Generator F	Register						0000 0000	99, 103	
9Ah	1	Unimplem	ented							_		
9Bh	ANSEL <sup>(4)</sup>	_	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	-111 1111	120	
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	121, 126, 128	
9Dh	CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	126, 128	
9Eh	ADRESL <sup>(4)</sup>	A/D Resul	t Register Lo	w Byte						xxxx xxxx	120	
9Fh	ADCON1 <sup>(4)</sup>	ADFM	ADCS2	VCFG1	VCFG0	_	_	_	_	0000	52, 115, 120	

 $\begin{array}{ll} \textbf{Legend:} & \text{$\mathbf{x}$ = unknown, $\mathbf{u}$ = unchanged, $\mathbf{q}$ = value depends on condition, $\mathbf{r}$ = unimplemented, read as '0', $\mathbf{r}$ = reserved.} \\ & \textbf{Shaded locations are unimplemented, read as '0'.} \end{array}$ 

**Note** 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8>, whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- 3: RA5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.
- 4: PIC16F88 device only.

An example of the complete four-word write sequence is shown in Example 3-5. The initial address is loaded into the EEADRH:EEADR register pair; the four words of data are loaded using indirect addressing, assuming that a row erase sequence has already been performed.

#### **EXAMPLE 3-5: WRITING TO FLASH PROGRAM MEMORY**

```
; This write routine assumes the following:
; 1. The 32 words in the erase block have already been erased.
; 2. A valid starting address (the least significant bits = '00') is loaded into EEADRH: EEADR
; 3. This example is starting at 0x100, this is an application dependent setting.
; 4. The 8 bytes (4 words) of data are loaded, starting at an address in RAM called ARRAY.
; 5. This is an example only, location of data to program is application dependent.
; 6. word block is located in data memory.
       BANKSEL EECON1
                                 ;prepare for WRITE procedure
                 EECON1, EEPGD
       RSF
                                 ; point to program memory
                 EECON1, WREN
       BSF
                                 ;allow write cycles
       BCF
                EECON1, FREE
                                 ;perform write only
       BANKSEL
                 word block
       MOVLW
                 . 4
       MOVWF
                 word block
                                  ;prepare for 4 words to be written
       BANKSEL
                 EEADRH
                                  ;Start writing at 0x100
       MOVLW
                 0 \times 01
       MOVWF
                                  ;load HIGH address
                 EEADRH
       MOVLW
                0x00
       MOVWF
                                  ;load LOW address
                 EEADR
       BANKSEL ARRAY
       MOVLW
                ARRAY
                                  ;initialize FSR to start of data
       MOVWF
                FSR
LOOP
       BANKSEL
                EEDATA
       MOVF
                 INDF, W
                                  ; indirectly load EEDATA
       MOVWF
                 EEDATA
       INCF
                 FSR, F
                                 ;increment data pointer
       MOVF
                 INDF, W
                                 ; indirectly load EEDATH
       MOVWF
                 EEDATH
       INCF
                 FSR, F
                                 ;increment data pointer
       BANKSEL
                 EECON1
       MOVLW
                 0x55
                                  ;required sequence
       MOVWF
                 EECON2
       MOVIW
                 AAx0
       MOVWF
                 EECON2
       BSF
                 EECON1, WR
                                 ;set WR bit to begin write
       NOP
                                  ;instructions here are ignored as processor
       NOP
       BANKSEL EEADR
       INCF
                EEADR, f
                                 ;load next word address
                word_block
       BANKSEL
                 word block, f
       DECFSZ
                                 ; have 4 words been written?
       GOTO
                 loop
                                  ; NO, continue with writing
       BANKSEL EECON1
       BCF
                 EECON1, WREN
                                 ;YES, 4 words complete, disable writes
       BSF
                 INTCON, GIE
                                  ; enable interrupts
```

### 4.7.4 EXITING SLEEP WITH AN INTERRUPT

Any interrupt, such as WDT or INT0, will cause the part to leave the Sleep mode.

The SCS bits are unaffected by a SLEEP command and are the same before and after entering and leaving Sleep. The clock source used after an exit from Sleep is determined by the SCS bits.

#### 4.7.4.1 Sequence of Events

#### If SCS<1:0> = 00:

- 1. The device is held in Sleep until the CPU start-up time-out is complete.
- 2. If the primary system clock is configured as an external oscillator (HS, XT, LP), then the OST will be active waiting for 1024 clocks of the primary system clock. While waiting for the OST, the device will be held in Sleep unless Two-Speed Start-up is enabled. The OST and CPU start-up timers run in parallel. Refer to Section 15.12.3 "Two-Speed Clock Start-up Mode" for details on Two-Speed Start-up.
- After both the CPU start-up and OST timers have timed out, the device will exit Sleep and begin instruction execution with the primary clock defined by the FOSC bits.

#### If SCS<1:0> = 01 or 10:

- The device is held in Sleep until the CPU start-up time-out is complete.
- After the CPU start-up timer has timed out, the device will exit Sleep and begin instruction execution with the selected oscillator mode.

Note: If a user changes SCS<1:0> just before entering Sleep mode, the system clock used when exiting Sleep mode could be different than the system clock used when entering Sleep mode.

As an example, if SCS<1:0> = 01 and T1OSC is the system clock and the following instructions are executed:

BCF OSCCON, SCS0 SLEEP

then a clock change event is executed. If the primary oscillator is XT, LP or HS, the core will continue to run off T1OSC and execute the SLEEP command.

When Sleep is exited, the part will resume operation with the primary oscillator after the OST has expired.

## 7.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt-on-overflow that will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 7.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

## 7.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example codes provided in Example 7-1 and Example 7-2 demonstrate how to write to and read Timer1 while it is running in Asynchronous mode.

#### **EXAMPLE 7-1: WRITING A 16-BIT FREE RUNNING TIMER**

```
; All interrupts are disabled
                  ; Clear Low byte, Ensures no rollover into TMR1H
CLRF
        TMR1L
MOVLW
        HI BYTE
                   ; Value to load into TMR1H
MOVWF
        TMR1H, F ; Write High byte
                  ; Value to load into TMR1L
        LO BYTE
MOVLW
MOVWF
        TMR1H, F
                  ; Write Low byte
; Re-enable the Interrupt (if required)
CONTINUE
                    ; Continue with your code
```

#### **EXAMPLE 7-2:** READING A 16-BIT FREE RUNNING TIMER

```
; All interrupts are disabled
MOVE
         TMR1H, W
                      ; Read high byte
MOVWF
         тмрн
         TMR1L, W
MOVF
                     ; Read low byte
MOVWF
         TMPL
         TMR1H, W
MOVF
                     ; Read high byte
SUBWF
         TMPH, W
                     ; Sub 1st read with 2nd read
         STATUS, Z
BTFSC
                     ; Is result = 0
                     ; Good 16-bit read
         CONTINUE
GOTO
; TMR1L may have rolled over between the read of the high and low bytes.
; Reading the high and low bytes now will read a good value.
MOVF
         TMR1H, W
                     ; Read high byte
         TMPH
MOVWF
         TMR1L, W
MOVF
                     ; Read low byte
MOVWF
         TMPL
                      ; Re-enable the Interrupt (if required)
CONTINUE
                      ; Continue with your code
```

**NOTES:** 

#### REGISTER 8-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 **TOUTPS<3:0>:** Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale

•

.

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS<1:0>: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, B		Valu all c	other
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0	00x	0000	000u
0Ch	PIR1	_	ADIF <sup>(1)</sup>	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0	000	-000	0000
8Ch	PIE1	_	ADIE <sup>(1)</sup>	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0	000	-000	0000
11h	TMR2	Timer	2 Module R	egister						0000 0	000	0000	0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0	000	-000	0000
92h	2h PR2 Timer2 Period Register									1111 1	111	1111	1111

**Legend:** x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

#### REGISTER 10-2: SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

WCOL	33PUV	SSPEIN	CKP	SSPM3	SSPIVIZ	SSPIVIT	SSPM0
WCOL	SSPOV	SSPEN <sup>(1)</sup>	CKD	CCDM3	SSPM2	SSPM1	CCDMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 7 bit 0

#### bit 7 WCOL: Write Collision Detect bit

- 1 = An attempt to write the SSPBUF register failed because the SSP module is busy (must be cleared in software)
- 0 = No collision

#### bit 6 SSPOV: Receive Overflow Indicator bit

#### In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- 0 = No overflow

#### In I<sup>2</sup>C mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. SSPOV must be cleared in software in either mode.
- 0 = No overflow
- bit 5 SSPEN: Synchronous Serial Port Enable bit(1)

#### In SPI mode:

- 1 = Enables serial port and configures SCK, SDO and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

#### In I<sup>2</sup>C mode:

- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
  - **Note 1:** In both modes, when enabled, these pins must be properly configured as input or output.
- bit 4 **CKP:** Clock Polarity Select bit

#### In SPI mode:

- 1 = Transmit happens on falling edge, receive on rising edge. Idle state for clock is a high level.
- 0 = Transmit happens on rising edge, receive on falling edge. Idle state for clock is a low level.

#### In I<sup>2</sup>C Slave mode:

#### SCK release control

- 1 = Enable clock
- 0 = Holds clock low (clock stretch). (Used to ensure data setup time.)
- bit 3-0 SSPM<3:0>: Synchronous Serial Port Mode Select bits
  - 0000 = SPI Master mode, clock = OSC/4
  - 0001 = SPI Master mode, clock = OSC/16
  - 0010 = SPI Master mode, clock = OSC/64
  - 0011 = SPI Master mode, clock = TMR2 output/2
  - 0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.
  - $0101 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control disabled. \overline{SS} can be used as I/O pin.$
  - $0110 = I^2C$  Slave mode, 7-bit address
  - $0111 = I^2C$  Slave mode, 10-bit address
  - 1011 = I<sup>2</sup>C Firmware Controlled Master mode (Slave Idle)
  - $1110 = I^2C$  Slave mode, 7-bit address with Start and Stop bit interrupts enabled
  - $1111 = I^2C$  Slave mode, 10-bit address with Start and Stop bit interrupts enabled
  - 1000, 1001, 1010, 1100, 1101 = Reserved

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### 10.3 SSP I<sup>2</sup>C Mode Operation

The SSP module in I<sup>2</sup>C mode fully implements all slave functions, except general call support and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RB4/SCK/SCL pin, which is the clock (SCL) and the RB1/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISB<4,1> bits.

To ensure proper communication of the  $I^2C$  Slave mode, the TRIS bits (TRISx [SDA, SCL]) corresponding to the  $I^2C$  pins must be set to '1'. If any TRIS bits (TRISx<7:0>) of the port containing the  $I^2C$  pins (PORTx [SDA, SCL]) are changed in software during  $I^2C$  communication using a Read-Modify-Write instruction (BSF, BCF), then the  $I^2C$  mode may stop functioning properly and  $I^2C$  communication may suspend. Do not change any of the TRISx bits (TRIS bits of the port containing the  $I^2C$  pins) using the instruction BSF or BCF during  $I^2C$  communication. If it is absolutely necessary to change the TRISx bits during communication, the following method can be used:

#### **EXAMPLE 10-1:**

```
MOVF TRISC, W ; Example for an 18-pin part such as the PIC16F818/819

IORLW 0x18 ; Ensures <4:3> bits are '11'


ANDLW B'11111001' ; Sets <2:1> as output, but will not alter other bits

; User can use their own logic here, such as IORLW, XORLW and ANDLW

MOVWF TRISC
```

The SSP module functions are enabled by setting SSP Enable bit, SSPEN (SSPCON<5>).

FIGURE 10-5: SSP BLOCK DIAGRAM (I<sup>2</sup>C™ MODE)



The SSP module has five registers for I<sup>2</sup>C operation:

- SSP Control register (SSPCON)
- SSP Status register (SSPSTAT)
- Serial Receive/Transmit Buffer register (SSPBUF)
- SSP Shift register (SSPSR) Not directly accessible
- SSP Address register (SSPADD)

The SSPCON register allows control of the I<sup>2</sup>C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I<sup>2</sup>C modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address) with Start and Stop bit interrupts enabled to support Firmware Controlled Master mode
- I<sup>2</sup>C Slave mode (10-bit address) with Start and Stop bit interrupts enabled to support Firmware Controlled Master mode
- I<sup>2</sup>C Firmware Controlled Master mode operation with Start and Stop bit interrupts enabled; slave is Idle

Selection of any I<sup>2</sup>C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISB bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module.

Additional information on SSP I<sup>2</sup>C operation may be found in the "*PIC*® *Mid-Range MCU Family Reference Manual*" (DS33023).

**NOTES:** 

When setting up an asynchronous reception, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 11.1 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

#### TABLE 11-8: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF <sup>(1)</sup>	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	AUSART	Receive D	ata Regist	er					0000 0000	0000 0000
8Ch	PIE1	_	ADIE <sup>(1)</sup>	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	te Generato	r Registe	r	•		•		0000 0000	0000 0000

**Legend:** x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

COMF	Complement f	GOTO	Unconditional Branch		
Syntax:	[ label ] COMF f,d	Syntax:	[ label ] GOTO k		
Operands:	$0 \le f \le 127$	Operands:	$0 \leq k \leq 2047$		
	d ∈ [0,1]	Operation:	$k \rightarrow PC < 10:0>$ ,		
Operation:	$(f) \rightarrow (destination)$		$PCLATH<4:3> \rightarrow PC<12:11>$		
Status Affected:	Z	Status Affected:	None		
Description:	The contents of register 'f' are complemented. If 'd' = $0$ , the result is stored in W. If 'd' = $1$ , the result is stored back in register 'f'.	Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.		

DECF	Decrement f	INCF	Increment f
Syntax:	[ label ] DECF f,d	Syntax:	[ label ] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) - 1 \rightarrow (destination)$	Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z	Status Affected:	Z
Description:	Decrement register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[ label ] DECFSZ f,d	Syntax:	[ label ] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) $-1 \rightarrow$ (destination); skip if result = 0	Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.  If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 Tcy instruction.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 TcY instruction.

#### 17.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C® for Various Device Families
  - MPASM™ Assembler
  - MPLINK<sup>TM</sup> Object Linker/ MPLIB<sup>TM</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit™ 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

### 17.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

# 18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial) (Continued)

PIC16LF		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial									
PIC16F8	7/88 strial, Extended)	Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended									
Param No.	Device	Тур	Max	Units		Condi	tions				
	Supply Current (IDD)(2,3)										
	PIC16LF87/88	9	20	μΑ	-40°C						
		7	15	μА	+25°C	VDD = 2.0V					
		7	15	μΑ	+85°C						
	PIC16LF87/88	16	30	μΑ	-40°C						
		14	25	μА	+25°C	VDD = 3.0V	Fosc = 32 kHz				
		14	25	μА	+85°C		(LP Oscillator)				
	All devices	32	40	μА	-40°C						
		26	35	μА	+25°C	VDD = 5.0V					
		26	35	μΑ	+85°C	VDD = 3.0V					
	Extended Devices	35	53	μА	+125°C						

**Legend:** Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
  - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

# 18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial) (Continued)

PIC16LF		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial									
PIC16F8	<b>7/88</b> strial, Extended)		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended								
Param No.	Device	Тур	Max	Units		Condi	tions				
	Supply Current (IDD)(2,3)										
	All devices	1.8	2.3	mA	-40°C						
		1.6	2.2	mA	+25°C	VDD = 4.0V					
		1.3	2.2	mA	+85°C		5 00 MH-				
	All devices	3.0	4.2	mA	-40°C		Fosc = 20 MHz (HS Oscillator)				
		2.5	4.0	mA	+25°C	VDD = 5.0V	(110 Coomator)				
		2.5	4.0	mA	+85°C	VUU ≅ 5.0V					
	Extended devices	3.0	5.0	mA	+85°C						

**Legend:** Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
  - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

## 18.4 DC Characteristics: PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial)

DC CH	ARACT	ERISTICS					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	_	0.15 VDD	V	For entire VDD range
D030A			Vss	_	0.8V	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer	Vss	_	0.2 VDD	V	
D032		MCLR, OSC1 (in RC mode)	Vss	_	0.2 VDD	V	(Note 1)
D033		OSC1 (in XT and LP mode)	Vss	_	0.3V	V	
		OSC1 (in HS mode)	Vss	_	0.3 VDD	V	
		Ports RB1 and RB4:					
D034		with Schmitt Trigger buffer	Vss	-	0.3 VDD	V	For entire VDD range
	VIH	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	2.0	_	Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			0.25 VDD + 0.8V	_	Vdd	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8 VDD	_	Vdd	V	For entire VDD range
D042		MCLR	0.8 VDD	_	Vdd	V	
D042A		OSC1 (in XT and LP mode)	1.6V	_	Vdd	V	
		OSC1 (in HS mode)	0.7 VDD	_	Vdd	V	
D043		OSC1 (in RC mode)	0.9 VDD	_	Vdd	V	(Note 1)
		Ports RB1 and RB4:					
D044		with Schmitt Trigger buffer	0.7 VDD	_	Vdd	V	For entire VDD range
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	lı∟	Input Leakage Current (Notes	2, 3)				
D060		I/O ports	_	_	±1	μА	Vss ≤ VPIN ≤ VDD, pin at high-impedance
D061		MCLR	_	_	±5	μΑ	Vss ≤ VPIN ≤ VDD
D063		OSC1	_	_	±5	μА	Vss ≤ VPIN ≤ VDD, XT, HS and LP oscillator configuration

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F87/88 be driven with external clock in RC mode.

<sup>2:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>3:</sup> Negative current is defined as current sourced by the pin.

**NOTES:** 

E	BTFSC 154
EEADR Register	BTFSS 154
EEADRH Register	CALL 154
EECON1 Register	CLRF
EECON2 Register 18, 29	CLRW
EEDATA Register	CLRWDT
EEDATH Register	COMF
Electrical Characteristics	DECF
Errata6	DECFSZ
Exiting Sleep with an Interrupt52	INCF
External Clock Input38	INCFSZ
External Clock Input (RA4/T0CKI). See Timer0.	IORLW
External Interrupt Input (RB0/INT). See Interrupt Sources.	IORWF
F	MOVF 156
Fail-Safe Clock Monitor	MOVLW156
Flash Program Memory	MOVWF 156
Associated Registers36	NOP 156
EEADR Register29	RETFIE 157
EEADRH Register29	RETLW
EECON1 Register29	RETURN 157
EECON2 Register29	RLF
EEDATA Register29	RRF
EEDATH Register29	SLEEP
Erasing32	SUBLW
Reading32	SWAPF
Writing	XORLW
FSR Register	XORWF
G	INT Interrupt (RB0/INT). See Interrupt Sources.
General Purpose Register File14	INTCON Register
Contrain dipose register rile	GIE Bit
1	INT0IE Bit
I/O Ports53	INT0IF Bit21
PORTA53	PEIE Bit21
PORTB59	RBIE Bit21
TRISB Register59	RBIF Bit21
I <sup>2</sup> C	TMR0IE Bit
Addressing95	Internal Oscillator Block
Associated Registers97	INTRC Modes
Master Mode97	Internet Address
Mode	Interrupt Sources
Mode Selection	RB0/INT Pin, External142
Multi-Master Mode	TMR0 Overflow
Reception         95           SCL and SDA Pins         95	Interrupts
Slave Mode95	RB7:RB4 Port Change59
Transmission95	Interrupts, Context Saving During
ID Locations	Interrupts, Enable Bits
In-Circuit Debugger149	A/D Converter Interrupt Enable (ADIE Bit) 22
In-Circuit Serial Programming	AUSART Receive Interrupt Enable (RCIÉ Bit) 22
In-Circuit Serial Programming (ICSP)149	AUSART Transmit Interrupt Enable (TXIE Bit) 22
INDF Register	CCP1 Interrupt Enable (CCP1IE Bit)
Indirect Addressing28	Comparator Interrupt Enable (CMIE Bit) 24
Instruction Set151	EEPROM Write Operation Interrupt Enable (EEIE Bit) .
Descriptions153	24
General Format151	Global Interrupt Enable (GIE Bit)21, 140
Read-Modify-Write Operations151	Interrupt-on-Change (RB7:RB4) Enable (RBIE Bit) . 142
Summary Table152	Oscillator Fail Interrupt Enable (OSFIE Bit)
ADDLW153	Peripheral Interrupt Enable (PEIE Bit)
ADDWF 153	Port Change Interrupt Enable (RBIE Bit)
ANDLW153	RB0/INT Enable (INTOIE Bit)
ANDWF	Synchronous Serial Port (SSP) Interrupt Enable (SSPIE
BCF	Bit)
BSF153	TMR0 Overflow Enable (TMR0IE Bit)

PPO Production	DIE4 (Barish and Latermant Early 4)
PR2 Register	PIE1 (Peripheral Interrupt Enable 1)
Prescaler, Timer0	PIE2 (Peripheral Interrupt Enable 2)
Assignment (PSA Bit)	PIR1 (Peripheral Interrupt Request (Flag) 1)
Rate Select (PS2:PS0 Bits)20	PIR2 (Peripheral Interrupt Request (Flag) 2)
Program Counter	RCSTA (Receive Status and Control)
Reset Conditions	Special Function, Summary
Program Memory	SSPCON (Synchronous Serial Port Control)
Interrupt Vector13	SSPSTAT (Synchronous Serial Port Status)90
Map and Stack	STATUS (Arithmetic Status)
PIC16F87/8813	T1CON (Timer1 Control)74
Paging27	T2CON (Timer2 Control) 82
Reset Vector13	TXSTA (Transmit Status and Control)99
Program Verification149	WDTCON (Watchdog Timer Control) 144
PUSH27	Reset 131, 134
D	Brown-out Reset (BOR). See Brown-out Reset (BOR).
R	MCLR Reset. See MCLR.
R/W Bit95	Power-on Reset (POR). See Power-on Reset (POR).
RA0/AN0 Pin10	Reset Conditions for All Registers 137
RA1/AN1 Pin10	Reset Conditions for PCON Register 137
RA2/AN2/CVref/Vref- Pin10	Reset Conditions for Program Counter
RA3/AN3/Vref+/C1OUT Pin10	Reset Conditions for STATUS Register 137
RA4/AN4/T0CKI/C2OUT Pin10	WDT Reset. See Watchdog Timer (WDT).
RA5/MCLR/Vpp Pin10	Revision History
RA6/OSC2/CLKO Pin10	RP0 Bit
RA7/OSC1/CLKI Pin10	RP1 Bit
RB0/INT/CCP1 Pin	N 1 Dit10
RB1/SDI/SDA Pin	S
RB2/SDO/RX/DT Pin	SCI. See AUSART
RB3/PGM/CCP1 Pin	SCL
RB4/SCK/SCL Pin11	Serial Communication Interface. See AUSART.
RB5/SS/TX/CK Pin	
RB6/AN5/PGC/T10S0/T1CKI Pin	Slave Mode SCL95
RB7/AN6/PGD/T1OSI Pin	SDA
RBIF Bit	Sleep
RCIO Oscillator	Software Simulator (MPLAB SIM)
RCREG Register	SPBRG Register
RCSTA Register	Special Event Trigger
ADDEN Bit100	Special Features of the CPU131
CREN Bit100	Special Function Registers 16
FERR Bit100	Special Function Registers (SFRs) 16
RX9 Bit100	SPI
RX9D Bit100	Associated Registers92
SPEN Bit99, 100	Serial Clock89
SREN Bit100	Serial Data In89
Reader Response227	Serial Data Out89
Receive Overflow Indicator Bit, SSPOV91	Slave Select89
Register File Map	SSP
PIC16F8714	ACK95
PIC16F8815	I <sup>2</sup> C
Registers	I <sup>2</sup> C Operation94
ADCON0 (A/D Control 0)116	SSPADD Register 17
ADCON1 (A/D Control 1)117	SSPBUF Register 16
ANSEL (Analog Select)115	SSPCON Register 16
CCP1CON (Capture/Compare/PWM Control 1) 83	SSPOV91
CMCON (Comparator Control)123	SSPOV Bit95
CONFIG1 (Configuration Word 1)132	SSPSTAT Register 17
CONFIG2 (Configuration Word 2)133	Stack
CVRCON (Comparator Voltage Reference Control) 129	Overflows27
EECON1 (Data EEPROM Access Control 1)30	Underflow
FSR	Chachiow27
Initialization Conditions (table)	
INTCON (Interrupt Control)	
OPTION_REG (Option Control)	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control)26	