



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 16  |
| Program Memory Size        | 7KB (4K x 14)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256 x 8   |
| RAM Size                   | 368 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-SSOP (0.209", 5.30mm Width)  |
| Supplier Device Package    | 20-SSOP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16f87t-i-ss">https://www.e-xfl.com/product-detail/microchip-technology/pic16f87t-i-ss</a> |

**TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)**

| Address              | Name                  | Bit 7  | Bit 6               | Bit 5                 | Bit 4  | Bit 3                  | Bit 2  | Bit 1                   | Bit 0                   | Value on:<br>POR, BOR | Details<br>on<br>page |
|----------------------|-----------------------|--|---------------------|-----------------------|--|------------------------|--------|-------------------------|-------------------------|-----------------------|-----------------------|
| Bank 1               |                       |  |                     |                       |  |                        |        |                         |                         |                       |                       |
| 80h <sup>(2)</sup>   | INDF                  | Addressing this location uses contents of FSR to address data memory (not a physical register) |                     |                       |  |                        |        |                         |                         | 0000 0000             | 26, 135               |
| 81h                  | OPTION_REG            | RBP $\overline{\text{U}}$  | INTEDG              | T0CS                  | T0SE   | PSA                    | PS2    | PS1                     | PS0                     | 1111 1111             | 18, 69                |
| 82h <sup>(2)</sup>   | PCL                   | Program Counter (PC) Least Significant Byte  |                     |                       |  |                        |        |                         |                         | 0000 0000             | 135                   |
| 83h <sup>(2)</sup>   | STATUS                | IRP  | RP1                 | RP0                   | $\overline{\text{TO}}$                                   | $\overline{\text{PD}}$ | Z      | DC                      | C                       | 0001 1xxx             | 17                    |
| 84h <sup>(2)</sup>   | FSR                   | Indirect Data Memory Address Pointer   |                     |                       |  |                        |        |                         |                         | xxxx xxxx             | 135                   |
| 85h                  | TRISA                 | TRISA7   | TRISA6              | TRISA5 <sup>(3)</sup> | PORTA Data Direction Register (TRISA<4:0>)               |                        |        |                         |                         | 1111 1111             | 52, 126               |
| 86h                  | TRISB                 | PORTB Data Direction Register  |                     |                       |  |                        |        |                         |                         | 1111 1111             | 58, 85                |
| 87h                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 88h                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 89h                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 8Ah <sup>(1,2)</sup> | PCLATH                | —  | —                   | —                     | Write Buffer for the Upper 5 bits of the Program Counter |                        |        |                         |                         | ---0 0000             | 135                   |
| 8Bh <sup>(2)</sup>   | INTCON                | GIE  | PEIE                | TMR0IE                | INT0IE   | RBIE                   | TMR0IF | INT0IF                  | RBIF                    | 0000 000x             | 19, 69, 77            |
| 8Ch                  | PIE1                  | —  | ADIE <sup>(4)</sup> | RCIE                  | TXIE   | SSPIE                  | CCP1IE | TMR2IE                  | TMR1IE                  | -000 0000             | 20, 80                |
| 8Dh                  | PIE2                  | OSFIE  | CMIE                | —                     | EEIE   | —                      | —      | —                       | —                       | 00-0 ----             | 22, 34                |
| 8Eh                  | PCON                  | —  | —                   | —                     | —  | —                      | —      | $\overline{\text{POR}}$ | $\overline{\text{BOR}}$ | ---- --0q             | 24                    |
| 8Fh                  | OSCCON                | —  | IRCF2               | IRCF1                 | IRCF0  | OSTS                   | IOFS   | SCS1                    | SCS0                    | -000 0000             | 40                    |
| 90h                  | OSCTUNE               | —  | —                   | TUN5                  | TUN4   | TUN3                   | TUN2   | TUN1                    | TUN0                    | --00 0000             | 38                    |
| 91h                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 92h                  | PR2                   | Timer2 Period Register   |                     |                       |  |                        |        |                         |                         | 1111 1111             | 80, 85                |
| 93h                  | SSPAD                 | Synchronous Serial Port (I <sup>2</sup> C™ mode) Address Register                              |                     |                       |  |                        |        |                         |                         | 0000 0000             | 95                    |
| 94h                  | SSPSTAT               | SMP  | CKE                 | D/A                   | P  | S                      | R/W    | UA                      | BF                      | 0000 0000             | 88, 95                |
| 95h                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 96h                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 97h                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 98h                  | TXSTA                 | CSRC   | TX9                 | TXEN                  | SYNC   | —                      | BRGH   | TRMT                    | TX9D                    | 0000 -010             | 97, 99                |
| 99h                  | SPBRG                 | Baud Rate Generator Register   |                     |                       |  |                        |        |                         |                         | 0000 0000             | 99, 103               |
| 9Ah                  | —                     | Unimplemented  |                     |                       |  |                        |        |                         |                         | —                     | —                     |
| 9Bh                  | ANSEL <sup>(4)</sup>  | —  | ANS6                | ANS5                  | ANS4   | ANS3                   | ANS2   | ANS1                    | ANS0                    | -111 1111             | 120                   |
| 9Ch                  | CMCON                 | C2OUT  | C1OUT               | C2INV                 | C1INV  | CIS                    | CM2    | CM1                     | CM0                     | 0000 0111             | 121, 126, 128         |
| 9Dh                  | CVRCON                | CVREN  | CVROE               | CVRR                  | —  | CVR3                   | CVR2   | CVR1                    | CVR0                    | 000- 0000             | 126, 128              |
| 9Eh                  | ADRESL <sup>(4)</sup> | A/D Result Register Low Byte   |                     |                       |  |                        |        |                         |                         | xxxx xxxx             | 120                   |
| 9Fh                  | ADCON1 <sup>(4)</sup> | ADFM   | ADCS2               | VCFG1                 | VCFG0  | —                      | —      | —                       | —                       | 0000 ----             | 52, 115, 120          |

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.  
Shaded locations are unimplemented, read as '0'.

**Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8>, whose contents are transferred to the upper byte of the program counter.

**2:** These registers can be addressed from any bank.

**3:** RA5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

**4:** PIC16F88 device only.

## 3.8 Protection Against Spurious Write

There are conditions when the device should not write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

## 3.9 Operation During Code-Protect

When the data EEPROM is code-protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.


When program memory is code-protected, the microcontroller can read and write to program memory normally, as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory depending on the setting of bits WRT1:WRT0 of the Configuration Word (see **Section 15.1 “Configuration Bits”** for additional information). External access to the memory is also disabled.

**TABLE 3-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND FLASH PROGRAM MEMORIES**

| Address | Name   | Bit 7   | Bit 6 | Bit 5                                | Bit 4 | Bit 3                                   | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other Resets |
|---------|--------|---|-------|--------------------------------------|-------|---|-------|-------|-------|-------------------------|---------------------------|
| 10Ch    | EEDATA | EEPROM/Flash Data Register Low Byte                 |       |                                      |       |   |       |       |       | xxxx xxxx               | uuuu uuuu                 |
| 10Dh    | EEADR  | EEPROM/Flash Address Register Low Byte              |       |                                      |       |   |       |       |       | xxxx xxxx               | uuuu uuuu                 |
| 10Eh    | EEDATH | —   | —     | EEPROM/Flash Data Register High Byte |       |   |       |       |       | --xx xxxx               | --uu uuuu                 |
| 10Fh    | EEADRH | —   | —     | —                                    | —     | EEPROM/Flash Address Register High Byte |       |       |       | ---- xxxx               | ---- uuuu                 |
| 18Ch    | EECON1 | EEPGD   | —     | —                                    | FREE  | WRERR                                   | WREN  | WR    | RD    | x--x x000               | x--x q000                 |
| 18Dh    | EECON2 | EEPROM Control Register 2 (not a physical register) |       |                                      |       |   |       |       |       | ---- ----               | ---- ----                 |
| 0Dh     | PIR2   | OSFIF   | CMIF  | —                                    | EEIF  | —                                       | —     | —     | —     | 00-0 ----               | 00-0 ----                 |
| 8Dh     | PIE2   | OSFIE   | CMIE  | —                                    | EEIE  | —                                       | —     | —     | —     | 00-0 ----               | 00-0 ----                 |


**Legend:** x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition.  
Shaded cells are not used by data EEPROM or Flash program memory.

**FIGURE 5-10: BLOCK DIAGRAM OF RB2/SDO/RX/DT PIN**



# PIC16F87/88

**FIGURE 5-11: BLOCK DIAGRAM OF RB3/PGM/CCP1<sup>(3)</sup> PIN**



- Note**
- 1: I/O pins have diode protection to VDD and VSS.
  - 2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the  $\overline{\text{RBP}}\text{U}$  bit.
  - 3: The CCP1 pin is determined by the CCPMX bit in Configuration Word 1 register.

## EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

```
CLRWDT          ; Clear WDT and prescaler
BANKSEL OPTION_REG ; Select Bank of OPTION_REG
MOVLW  b'xxx0xxx' ; Select TMR0, new prescale
MOVWF  OPTION_REG ; value and clock source
```

**TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0**

| Address               | Name       | Bit 7                  | Bit 6  | Bit 5  | Bit 4  | Bit 3 | Bit 2  | Bit 1  | Bit 0 | Value on POR, BOR | Value on all other Resets |
|-----------------------|------------|------------------------|--------|--------|--------|-------|--------|--------|-------|-------------------|---------------------------|
| 01h,101h              | TMR0       | Timer0 Module Register |        |        |        |       |        |        |       | xxxx xxxx         | uuuu uuuu                 |
| 0Bh,8Bh,<br>10Bh,18Bh | INTCON     | GIE                    | PEIE   | TMR0IE | INT0IE | RBIE  | TMR0IF | INT0IF | RBIF  | 0000 000x         | 0000 000u                 |
| 81h,181h              | OPTION_REG | RBP $\overline{U}$     | INTEDG | T0CS   | T0SE   | PSA   | PS2    | PS1    | PS0   | 1111 1111         | 1111 1111                 |

**Legend:** x = unknown, u = unchanged. Shaded cells are not used by Timer0.

**TABLE 11-5: INTRC BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)**

| BAUD RATE (K) | Fosc = 8 MHz |         |                       | Fosc = 4 MHz |         |                       | Fosc = 2 MHz |         |                       | Fosc = 1 MHz |         |                       |
|---------------|--------------|---------|-----------------------|--------------|---------|-----------------------|--------------|---------|-----------------------|--------------|---------|-----------------------|
|               | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD        | % ERROR | SPBRG value (decimal) |
| 0.3           | NA           | —       | —                     | 0.300        | 0       | 207                   | 0.300        | 0       | 103                   | 0.300        | 0       | 51                    |
| 1.2           | 1.202        | +0.16   | 103                   | 1.202        | +0.16   | 51                    | 1.202        | +0.16   | 25                    | 1.202        | +0.16   | 12                    |
| 2.4           | 2.404        | +0.16   | 51                    | 2.404        | +0.16   | 25                    | 2.404        | +0.16   | 12                    | 2.232        | -6.99   | 6                     |
| 9.6           | 9.615        | +0.16   | 12                    | 8.929        | -6.99   | 6                     | 10.417       | +8.51   | 2                     | NA           | —       | —                     |
| 19.2          | 17.857       | -6.99   | 6                     | 20.833       | +8.51   | 2                     | NA           | —       | —                     | NA           | —       | —                     |
| 28.8          | 31.250       | +8.51   | 3                     | 31.250       | +8.51   | 1                     | 31.250       | +8.51   | 0                     | NA           | —       | —                     |
| 38.4          | 41.667       | +8.51   | 2                     | NA           | —       | —                     | NA           | —       | —                     | NA           | —       | —                     |
| 57.6          | 62.500       | +8.51   | 1                     | 62.500       | 8.51    | 0                     | NA           | —       | —                     | NA           | —       | —                     |

**TABLE 11-6: INTRC BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)**

| BAUD RATE (K) | Fosc = 8 MHz |         |                       | Fosc = 4 MHz |         |                       | Fosc = 2 MHz |         |                       | Fosc = 1 MHz |         |                       |
|---------------|--------------|---------|-----------------------|--------------|---------|-----------------------|--------------|---------|-----------------------|--------------|---------|-----------------------|
|               | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD        | % ERROR | SPBRG value (decimal) | KBAUD        | % ERROR | SPBRG value (decimal) |
| 0.3           | NA           | —       | —                     | NA           | —       | —                     | NA           | —       | —                     | 0.300        | 0       | 207                   |
| 1.2           | NA           | —       | —                     | 1.202        | +0.16   | 207                   | 1.202        | +0.16   | 103                   | 1.202        | +0.16   | 51                    |
| 2.4           | 2.404        | +0.16   | 207                   | 2.404        | +0.16   | 103                   | 2.404        | +0.16   | 51                    | 2.404        | +0.16   | 25                    |
| 9.6           | 9.615        | +0.16   | 51                    | 9.615        | +0.16   | 25                    | 9.615        | +0.16   | 12                    | 8.929        | -6.99   | 6                     |
| 19.2          | 19.231       | +0.16   | 25                    | 19.231       | +0.16   | 12                    | 17.857       | -6.99   | 6                     | 20.833       | +8.51   | 2                     |
| 28.8          | 29.412       | +2.12   | 16                    | 27.778       | -3.55   | 8                     | 31.250       | +8.51   | 3                     | 31.250       | +8.51   | 1                     |
| 38.4          | 38.462       | +0.16   | 12                    | 35.714       | -6.99   | 6                     | 41.667       | +8.51   | 2                     | NA           | —       | —                     |
| 57.6          | 55.556       | -3.55   | 8                     | 62.500       | +8.51   | 3                     | 62.500       | +8.51   | 1                     | 62.500       | +8.51   | 0                     |

## 12.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-2. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 12-2. **The maximum recommended impedance for analog sources is 10 kΩ.** As the impedance is decreased, the

acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSB error is used (1024 steps for the A/D). The 1/2 LSB error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

### EQUATION 12-1: ACQUISITION TIME

$$\begin{aligned}
 T_{ACQ} &= \text{Amplifier Settling Time} + \text{Hold Capacitor Charging Time} + \text{Temperature Coefficient} \\
 &= T_{AMP} + T_C + T_{COFF} \\
 &= 2 \mu s + T_C + [( \text{Temperature} - 25^\circ C )( 0.05 \mu s / ^\circ C )] \\
 T_C &= CHOLD (R_{IC} + R_{SS} + R_S) \ln(1/2047) \\
 &= -120 \text{ pF} (1 \text{ k}\Omega + 7 \text{ k}\Omega + 10 \text{ k}\Omega) \ln(0.0004885) \\
 &= 16.47 \mu s \\
 T_{ACQ} &= 2 \mu s + 16.47 \mu s + [( 50^\circ C - 25^\circ C )( 0.05 \mu s / ^\circ C )] \\
 &= 19.72 \mu s
 \end{aligned}$$


**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

**2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.

**3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.

**4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

**FIGURE 12-2: ANALOG INPUT MODEL**





# PIC16F87/88

## 15.2 Reset


The PIC16F87/88 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- $\overline{\text{MCLR}}$  Reset during normal operation
- $\overline{\text{MCLR}}$  Reset during Sleep
- WDT Reset during normal operation
- WDT wake-up during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on  $\overline{\text{MCLR}}$  Reset during Sleep and Brown-out Reset (BOR). They are not affected by a WDT wake-up which is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different Reset situations, as indicated in Table 15-3. These bits are used in software to determine the nature of the Reset. Upon a POR, BOR or wake-up from Sleep, the CPU requires approximately 5-10  $\mu\text{s}$  to become ready for code execution. This delay runs in parallel with any other timers. See Table 15-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 15-1.

**FIGURE 15-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT**



**TABLE 15-3: RESET CONDITION FOR SPECIAL REGISTERS**

| Condition                          | Program Counter       | STATUS Register | PCON Register |
|------------------------------------|-----------------------|-----------------|---------------|
| Power-on Reset                     | 000h                  | 0001 1xxx       | ---- --0x     |
| MCLR Reset during normal operation | 000h                  | 000u uuuu       | ---- --uu     |
| MCLR Reset during Sleep            | 000h                  | 0001 0uuu       | ---- --uu     |
| WDT Reset                          | 000h                  | 0000 1uuu       | ---- --uu     |
| WDT Wake-up                        | PC + 1                | uuu0 0uuu       | ---- --uu     |
| Brown-out Reset                    | 000h                  | 0001 1uuu       | ---- --u0     |
| Interrupt Wake-up from Sleep       | PC + 1 <sup>(1)</sup> | uuu1 0uuu       | ---- --uu     |

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**TABLE 15-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS**

| Register         | Power-on Reset, Brown-out Reset | MCLR Reset, WDT Reset    | Wake-up via WDT or Interrupt |
|------------------|---------------------------------|--------------------------|------------------------------|
| W                | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| INDF             | N/A                             | N/A                      | N/A                          |
| TMR0             | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| PCL              | 0000h                           | 0000h                    | PC + 1 <sup>(2)</sup>        |
| STATUS           | 0001 1xxx                       | 000q quuu <sup>(3)</sup> | uuuq quuu <sup>(3)</sup>     |
| FSR              | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| PORTA (PIC16F87) | xxxx 0000                       | uuuu 0000                | uuuu uuuu                    |
| PORTA (PIC16F88) | xxx0 0000                       | uuu0 0000                | uuuu uuuu                    |
| PORTB (PIC16F87) | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| PORTB (PIC16F87) | 00xx xxxx                       | 00uu uuuu                | uuuu uuuu                    |
| PCLATH           | ---0 0000                       | ---0 0000                | ---u uuuu                    |
| INTCON           | 0000 000x                       | 0000 000u                | uuuu uuuu <sup>(1)</sup>     |
| PIR1             | -000 0000                       | -000 0000                | -uuu uuuu <sup>(1)</sup>     |
| PIR2             | 00-0 ----                       | 00-0 ----                | uu-u ---- <sup>(1)</sup>     |
| TMR1L            | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| TMR1H            | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| T1CON            | -000 0000                       | -uuu uuuu                | -uuu uuuu                    |
| TMR2             | 0000 0000                       | 0000 0000                | uuuu uuuu                    |
| T2CON            | -000 0000                       | -000 0000                | -uuu uuuu                    |
| SSPBUF           | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| SSPCON           | 0000 0000                       | 0000 0000                | uuuu uuuu                    |
| CCPR1L           | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| CCPR1H           | xxxx xxxx                       | uuuu uuuu                | uuuu uuuu                    |
| CCP1CON          | --00 0000                       | --00 0000                | --uu uuuu                    |
| RCSTA            | 0000 000x                       | 0000 000x                | uuuu uuuu                    |

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

**Note 1:** One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

**2:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**3:** See Table 15-3 for Reset value for specific condition.

# PIC16F87/88

**TABLE 15-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)**

| Register   | Power-on Reset,<br>Brown-out Reset | MCLR Reset,<br>WDT Reset | Wake-up via WDT or<br>Interrupt |
|------------|------------------------------------|--------------------------|---------------------------------|
| TXREG      | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| RCREG      | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| ADRESH     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| ADCON0     | 0000 00-0                          | 0000 00-0                | uuuu uu-u                       |
| OPTION_REG | 1111 1111                          | 1111 1111                | uuuu uuuu                       |
| TRISA      | 1111 1111                          | 1111 1111                | uuuu uuuu                       |
| TRISB      | 1111 1111                          | 1111 1111                | uuuu uuuu                       |
| PIE1       | -000 0000                          | -000 0000                | -uuu uuuu                       |
| PIE2       | 00-0 ----                          | 00-0 ----                | uu-u ----                       |
| PCON       | ---- --0q                          | ---- --uu                | ---- --uu                       |
| OSCCON     | -000 0000                          | -000 0000                | -uuu uuuu                       |
| OSCTUNE    | --00 0000                          | --00 0000                | --uu uuuu                       |
| PR2        | 1111 1111                          | 1111 1111                | 1111 1111                       |
| SSPADD     | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| SSPSTAT    | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| TXSTA      | 0000 -010                          | 0000 -010                | uuuu -u1u                       |
| SPBRG      | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| ANSEL      | -111 1111                          | -111 1111                | -111 1111                       |
| CMCON      | 0000 0111                          | 0000 0111                | uuuu u111                       |
| CVRCON     | 000- 0000                          | 000- 0000                | uuu- uuuu                       |
| WDTCON     | ---0 1000                          | ---0 1000                | ---u uuuu                       |
| ADRESL     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| ADCON1     | 0000 ----                          | 0000 ----                | uuuu ----                       |
| EEDATA     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| EEADR      | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| EEDATH     | --xx xxxx                          | --uu uuuu                | --uu uuuu                       |
| EEADRH     | ---- -xxx                          | ---- -uuu                | ---- -uuu                       |
| EECON1     | x--x x000                          | u--x u000                | u--u uuuu                       |
| EECON2     | ---- ----                          | ---- ----                | ---- ----                       |


**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

**Note 1:** One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

**2:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**3:** See Table 15-3 for Reset value for specific condition.

**FIGURE 15-6: SLOW RISE TIME ( $\overline{\text{MCLR}}$  TIED TO  $V_{DD}$  THROUGH RC NETWORK)**



## 15.10 Interrupts

The PIC16F87/88 has up to 12 sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

**Note:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1 and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs, relative to the current Q cycle. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.

# PIC16F87/88

## REGISTER 15-3: WDTCON: WATCHDOG CONTROL REGISTER (ADDRESS 105h)

| U-0   | U-0 | U-0 | R/W-0  | R/W-1  | R/W-0  | R/W-0  | R/W-0                 |
|-------|-----|-----|--------|--------|--------|--------|-----------------------|
| —     | —   | —   | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | SWDTEN <sup>(1)</sup> |
| bit 7 |     |     | bit 0  |        |        |        |                       |

bit 7-5 **Unimplemented:** Read as '0'

bit 4-1 **WDTPS<3:0>:** Watchdog Timer Period Select bits

| Bit Value | Prescale Rate |
|-----------|---------------|
| 0000      | = 1:32        |
| 0001      | = 1:64        |
| 0010      | = 1:128       |
| 0011      | = 1:256       |
| 0100      | = 1:512       |
| 0101      | = 1:1024      |
| 0110      | = 1:2048      |
| 0111      | = 1:4096      |
| 1000      | = 1:8192      |
| 1001      | = 1:16394     |
| 1010      | = 1:32768     |
| 1011      | = 1:65536     |

bit 0 **SWDTEN:** Software Enable/Disable for Watchdog Timer bit<sup>(1)</sup>

1 = WDT is turned on

0 = WDT is turned off

**Note 1:** If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

**TABLE 15-6: SUMMARY OF WATCHDOG TIMER REGISTERS**

| Address  | Name               | Bit 7 | Bit 6  | Bit 5 | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  |
|----------|--------------------|-------|--------|-------|--------|--------|--------|--------|--------|
| 81h,181h | OPTION_REG         | RBPU  | INTEDG | T0CS  | T0SE   | PSA    | PS2    | PS1    | PS0    |
| 2007h    | Configuration bits | LVP   | BOREN  | MCLRE | FOSC2  | PWRTEN | WDTEN  | FOSC1  | FOSC0  |
| 105h     | WDTCON             | —     | —      | —     | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | SWDTEN |

**Legend:** Shaded cells are not used by the Watchdog Timer.

**Note 1:** See Register 15-1 for operation of these bits.

# PIC16F87/88

**TABLE 16-2: PIC16F87/88 INSTRUCTION SET**

| Mnemonic,<br>Operands                  | Description | Cycles                       | 14-Bit Opcode |    |      |      | Status<br>Affected | Notes                          |       |
|--|-------------|------------------------------|---------------|----|------|------|--------------------|--------------------------------|-------|
|  |             |                              | MSb           |    | LSb  |      |                    |                                |       |
| BYTE-ORIENTED FILE REGISTER OPERATIONS |             |                              |               |    |      |      |                    |                                |       |
| ADDWF                                  | f, d        | Add W and f                  | 1             | 00 | 0111 | dfff | ffff               | C,DC,Z                         | 1,2   |
| ANDWF                                  | f, d        | AND W with f                 | 1             | 00 | 0101 | dfff | ffff               | Z                              | 1,2   |
| CLRF                                   | f           | Clear f                      | 1             | 00 | 0001 | 1fff | ffff               | Z                              | 2     |
| CLRWF                                  | -           | Clear W                      | 1             | 00 | 0001 | 0xxx | xxxx               | Z                              |       |
| COMF                                   | f, d        | Complement f                 | 1             | 00 | 1001 | dfff | ffff               | Z                              | 1,2   |
| DECF                                   | f, d        | Decrement f                  | 1             | 00 | 0011 | dfff | ffff               | Z                              | 1,2   |
| DECFSZ                                 | f, d        | Decrement f, Skip if 0       | 1(2)          | 00 | 1011 | dfff | ffff               |                                | 1,2,3 |
| INCF                                   | f, d        | Increment f                  | 1             | 00 | 1010 | dfff | ffff               | Z                              | 1,2   |
| INCFSZ                                 | f, d        | Increment f, Skip if 0       | 1(2)          | 00 | 1111 | dfff | ffff               |                                | 1,2,3 |
| IORWF                                  | f, d        | Inclusive OR W with f        | 1             | 00 | 0100 | dfff | ffff               | Z                              | 1,2   |
| MOVF                                   | f, d        | Move f                       | 1             | 00 | 1000 | dfff | ffff               | Z                              | 1,2   |
| MOVWF                                  | f           | Move W to f                  | 1             | 00 | 0000 | 1fff | ffff               |                                |       |
| NOP                                    | -           | No Operation                 | 1             | 00 | 0000 | 0xx0 | 0000               |                                |       |
| RLF                                    | f, d        | Rotate Left f through Carry  | 1             | 00 | 1101 | dfff | ffff               | C                              | 1,2   |
| RRF                                    | f, d        | Rotate Right f through Carry | 1             | 00 | 1100 | dfff | ffff               | C                              | 1,2   |
| SUBWF                                  | f, d        | Subtract W from f            | 1             | 00 | 0010 | dfff | ffff               | C,DC,Z                         | 1,2   |
| SWAPF                                  | f, d        | Swap nibbles in f            | 1             | 00 | 1110 | dfff | ffff               |                                | 1,2   |
| XORWF                                  | f, d        | Exclusive OR W with f        | 1             | 00 | 0110 | dfff | ffff               | Z                              | 1,2   |
| BIT-ORIENTED FILE REGISTER OPERATIONS  |             |                              |               |    |      |      |                    |                                |       |
| BCF                                    | f, b        | Bit Clear f                  | 1             | 01 | 00bb | bfff | ffff               |                                | 1,2   |
| BSF                                    | f, b        | Bit Set f                    | 1             | 01 | 01bb | bfff | ffff               |                                | 1,2   |
| BTFSC                                  | f, b        | Bit Test f, Skip if Clear    | 1 (2)         | 01 | 10bb | bfff | ffff               |                                | 3     |
| BTFSS                                  | f, b        | Bit Test f, Skip if Set      | 1 (2)         | 01 | 11bb | bfff | ffff               |                                | 3     |
| LITERAL AND CONTROL OPERATIONS         |             |                              |               |    |      |      |                    |                                |       |
| ADDLW                                  | k           | Add literal and W            | 1             | 11 | 111x | kkkk | kkkk               | C,DC,Z                         |       |
| ANDLW                                  | k           | AND literal with W           | 1             | 11 | 1001 | kkkk | kkkk               | Z                              |       |
| CALL                                   | k           | Call subroutine              | 2             | 10 | 0kkk | kkkk | kkkk               |                                |       |
| CLRWDI                                 | -           | Clear Watchdog Timer         | 1             | 00 | 0000 | 0110 | 0100               | $\overline{TO}, \overline{PD}$ |       |
| GOTO                                   | k           | Go to address                | 2             | 10 | 1kkk | kkkk | kkkk               |                                |       |
| IORLW                                  | k           | Inclusive OR literal with W  | 1             | 11 | 1000 | kkkk | kkkk               | Z                              |       |
| MOVLW                                  | k           | Move literal to W            | 1             | 11 | 00xx | kkkk | kkkk               |                                |       |
| RETFIE                                 | -           | Return from interrupt        | 2             | 00 | 0000 | 0000 | 1001               |                                |       |
| RETLW                                  | k           | Return with literal in W     | 2             | 11 | 01xx | kkkk | kkkk               |                                |       |
| RETURN                                 | -           | Return from Subroutine       | 2             | 00 | 0000 | 0000 | 1000               |                                |       |
| SLEEP                                  | -           | Go into Standby mode         | 1             | 00 | 0000 | 0110 | 0011               | $\overline{TO}, \overline{PD}$ |       |
| SUBLW                                  | k           | Subtract W from literal      | 1             | 11 | 110x | kkkk | kkkk               | C,DC,Z                         |       |
| XORLW                                  | k           | Exclusive OR literal with W  | 1             | 11 | 1010 | kkkk | kkkk               | Z                              |       |

- Note 1:** When an I/O register is modified as a function of itself (e.g., `MOVF PORTB, 1`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.
- 3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a `NOP`.

**Note:** Additional information on the mid-range instruction set is available in the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

## 18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial) (Continued)

| <b>PIC16LF87/88</b><br>(Industrial)          |   | <b>Standard Operating Conditions (unless otherwise stated)</b><br>Operating temperature                   -40°C ≤ TA ≤ +85°C for industrial                                     |     |       |            |            |                                  |
|--|---|---|-----|-------|------------|------------|----------------------------------|
| <b>PIC16F87/88</b><br>(Industrial, Extended) |   | <b>Standard Operating Conditions (unless otherwise stated)</b><br>Operating temperature                   -40°C ≤ TA ≤ +85°C for industrial<br>-40°C ≤ TA ≤ +125°C for extended |     |       |            |            |                                  |
| Param No.                                    | Device                                      | Typ   | Max | Units | Conditions |            |                                  |
|  | <b>Supply Current (IDD)<sup>(2,3)</sup></b> |   |     |       |            |            |                                  |
|  | All devices                                 | 1.8   | 2.3 | mA    | -40°C      | VDD = 4.0V | FOSC = 20 MHz<br>(HS Oscillator) |
|  |   | 1.6   | 2.2 | mA    | +25°C      |            |                                  |
|  |   | 1.3   | 2.2 | mA    | +85°C      |            |                                  |
|  | All devices                                 | 3.0   | 4.2 | mA    | -40°C      | VDD = 5.0V |                                  |
|  |   | 2.5   | 4.0 | mA    | +25°C      |            |                                  |
|  |   | 2.5   | 4.0 | mA    | +85°C      |            |                                  |
|  | Extended devices                            | 3.0   | 5.0 | mA    | +85°C      |            |                                  |
|  |   |   |     |       |            |            |                                  |
|  |   |   |     |       |            |            |                                  |

**Legend:** Shading of rows is to assist in readability of the table.

- Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to  $V_{DD}$  or  $V_{SS}$  and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
- 2:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.  
The test conditions for all  $I_{DD}$  measurements in active operation mode are:  
 $\overline{\text{OSC1}}$  = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to  $V_{DD}$ ;  
 $\overline{\text{MCLR}}$  =  $V_{DD}$ ; WDT enabled/disabled as specified.
- 3:** For RC oscillator configurations, current through  $R_{EXT}$  is not included. The current through the resistor can be estimated by the formula  $I_r = V_{DD}/2R_{EXT}$  (mA) with  $R_{EXT}$  in  $k\Omega$ .

**TABLE 18-1: COMPARATOR SPECIFICATIONS**

| Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C, unless otherwise stated |        |   |     |      |            |          |                             |
|--|--------|---|-----|------|------------|----------|-----------------------------|
| Param No.  | Sym    | Characteristics                         | Min | Typ  | Max        | Units    | Comments                    |
| D300   | VIOFF  | Input Offset Voltage                    | —   | ±5.0 | ±10        | mV       |                             |
| D301   | VICM   | Input Common Mode Voltage*              | 0   | —    | VDD – 1.5  | V        |                             |
| D302   | CMRR   | Common Mode Rejection Ratio*            | 55  | —    | —          | dB       |                             |
| 300<br>300A  | TRESP  | Response Time <sup>(1)*</sup>           | —   | 150  | 400<br>600 | ns<br>ns | PIC16F87/88<br>PIC16LF87/88 |
| 301  | TMC2OV | Comparator Mode Change to Output Valid* | —   | —    | 10         | µs       |                             |

\* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2 while the other input transitions from VSS to VDD.

**TABLE 18-2: VOLTAGE REFERENCE SPECIFICATIONS**


| Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C, unless otherwise stated |      |                               |        |        |            |            |   |
|--|------|-------------------------------|--------|--------|------------|------------|---|
| Spec No.   | Sym  | Characteristics               | Min    | Typ    | Max        | Units      | Comments                                      |
| D310   | VRES | Resolution                    | VDD/24 | —      | VDD/32     | LSb        |   |
| D311   | VRAA | Absolute Accuracy             | —<br>— | —<br>— | 1/2<br>1/2 | LSb<br>LSb | Low Range (CVRR = 1)<br>High Range (CVRR = 0) |
| D312   | VRUR | Unit Resistor Value (R)*      | —      | 2k     | —          | Ω          |   |
| 310  | TSET | Settling Time <sup>(1)*</sup> | —      | —      | 10         | µs         |   |

\* These parameters are characterized but not tested.

**Note 1:** Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'.



**FIGURE 18-16: AUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING**




**TABLE 18-11: AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS**

| Param No. | Sym      | Characteristic   | Min | Typ† | Max | Units | Conditions   |
|-----------|----------|--|-----|------|-----|-------|--------------|
| 120       | TckH2dtV | SYNC XMIT (MASTER & SLAVE)<br>Clock High to Data Out Valid | —   | —    | 80  | ns    | PIC16F87/88  |
|           |          |  |     |      | 100 | ns    | PIC16LF87/88 |
| 121       | Tckrf    | Clock Out Rise Time and Fall Time (Master mode)            | —   | —    | 45  | ns    | PIC16F87/88  |
|           |          |  |     |      | 50  | ns    | PIC16LF87/88 |
| 122       | Tdtrf    | Data Out Rise Time and Fall Time                           | —   | —    | 45  | ns    | PIC16F87/88  |
|           |          |  |     |      | 50  | ns    | PIC16LF87/88 |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**FIGURE 18-17: AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING**




**TABLE 18-12: AUSART SYNCHRONOUS RECEIVE REQUIREMENTS**


| Param No. | Sym      | Characteristic  | Min | Typ† | Max | Units | Conditions |
|-----------|----------|---|-----|------|-----|-------|------------|
| 125       | TdtV2ckL | SYNC RCV (MASTER & SLAVE)<br>Data Setup before CK ↓ (DT setup time) | 15  | —    | —   | ns    |            |
|           |          |   |     |      |     |       |            |
| 126       | TckL2dtl | Data Hold after CK ↓ (DT hold time)                                 | 15  | —    | —   | ns    |            |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**FIGURE 19-5: TYPICAL  $I_{DD}$  vs.  $F_{osc}$  OVER  $V_{DD}$  (LP MODE)**




**FIGURE 19-6: MAXIMUM  $I_{DD}$  vs.  $F_{osc}$  OVER  $V_{DD}$  (LP MODE)**



# PIC16F87/88

## 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                      |    | INCHES   |      |      |
|----------------------------|----|----------|------|------|
| Dimension Limits           |    | MIN      | NOM  | MAX  |
| Number of Pins             | N  | 18       |      |      |
| Pitch                      | e  | .100 BSC |      |      |
| Top to Seating Plane       | A  | –        | –    | .210 |
| Molded Package Thickness   | A2 | .115     | .130 | .195 |
| Base to Seating Plane      | A1 | .015     | –    | –    |
| Shoulder to Shoulder Width | E  | .300     | .310 | .325 |
| Molded Package Width       | E1 | .240     | .250 | .280 |
| Overall Length             | D  | .880     | .900 | .920 |
| Tip to Seating Plane       | L  | .115     | .130 | .150 |
| Lead Thickness             | c  | .008     | .010 | .014 |
| Upper Lead Width           | b1 | .045     | .060 | .070 |
| Lower Lead Width           | b  | .014     | .018 | .022 |
| Overall Row Spacing §      | eB | –        | –    | .430 |

### Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

|                                  |        |
|----------------------------------|--------|
| PR2 Register .....               | 17, 81 |
| Prescaler, Timer0                |        |
| Assignment (PSA Bit) .....       | 20     |
| Rate Select (PS2:PS0 Bits) ..... | 20     |
| Program Counter                  |        |
| Reset Conditions .....           | 137    |
| Program Memory                   |        |
| Interrupt Vector .....           | 13     |
| Map and Stack                    |        |
| PIC16F87/88 .....                | 13     |
| Paging .....                     | 27     |
| Reset Vector .....               | 13     |
| Program Verification .....       | 149    |
| PUSH .....                       | 27     |

## R

|   |         |
|---|---------|
| R/W Bit .....                                       | 95      |
| RA0/AN0 Pin .....                                   | 10      |
| RA1/AN1 Pin .....                                   | 10      |
| RA2/AN2/CVref/Vref- Pin .....                       | 10      |
| RA3/AN3/Vref+/C1OUT Pin .....                       | 10      |
| RA4/AN4/T0CKI/C2OUT Pin .....                       | 10      |
| RA5/MCLR/Vpp Pin .....                              | 10      |
| RA6/OSC2/CLKO Pin .....                             | 10      |
| RA7/OSC1/CLKI Pin .....                             | 10      |
| RB0/INT/CCP1 Pin .....                              | 11      |
| RB1/SDI/SDA Pin .....                               | 11      |
| RB2/SDO/RX/DT Pin .....                             | 11      |
| RB3/PGM/CCP1 Pin .....                              | 11      |
| RB4/SCK/SCL Pin .....                               | 11      |
| RB5/SS/TX/CK Pin .....                              | 11      |
| RB6/AN5/PGC/T1OSO/T1CKI Pin .....                   | 11      |
| RB7/AN6/PGD/T1OSI Pin .....                         | 11      |
| RBIF Bit .....                                      | 59      |
| RCIO Oscillator .....                               | 39      |
| RCREG Register .....                                | 16      |
| RCSTA Register .....                                | 16      |
| ADDEN Bit .....                                     | 100     |
| CREN Bit .....                                      | 100     |
| FERR Bit .....                                      | 100     |
| RX9 Bit .....                                       | 100     |
| RX9D Bit .....                                      | 100     |
| SPEN Bit .....                                      | 99, 100 |
| SREN Bit .....                                      | 100     |
| Reader Response .....                               | 227     |
| Receive Overflow Indicator Bit, SSPOV .....         | 91      |
| Register File Map                                   |         |
| PIC16F87 .....                                      | 14      |
| PIC16F88 .....                                      | 15      |
| Registers   |         |
| ADCON0 (A/D Control 0) .....                        | 116     |
| ADCON1 (A/D Control 1) .....                        | 117     |
| ANSEL (Analog Select) .....                         | 115     |
| CCP1CON (Capture/Compare/PWM Control 1) .....       | 83      |
| CMCON (Comparator Control) .....                    | 123     |
| CONFIG1 (Configuration Word 1) .....                | 132     |
| CONFIG2 (Configuration Word 2) .....                | 133     |
| CVRCON (Comparator Voltage Reference Control) ..... | 129     |
| EECON1 (Data EEPROM Access Control 1) .....         | 30      |
| FSR .....   | 28      |
| Initialization Conditions (table) .....             | 137–138 |
| INTCON (Interrupt Control) .....                    | 21      |
| OPTION_REG (Option Control) .....                   | 20, 70  |
| OSCCON (Oscillator Control) .....                   | 42      |
| OSCTUNE (Oscillator Tuning) .....                   | 40      |
| PCON (Power Control) .....                          | 26      |

|  |          |
|--|----------|
| PIE1 (Peripheral Interrupt Enable 1) .....         | 22       |
| PIE2 (Peripheral Interrupt Enable 2) .....         | 24       |
| PIR1 (Peripheral Interrupt Request (Flag) 1) ..... | 23       |
| PIR2 (Peripheral Interrupt Request (Flag) 2) ..... | 25       |
| RCSTA (Receive Status and Control) .....           | 100      |
| Special Function, Summary .....                    | 16       |
| SSPCON (Synchronous Serial Port Control) .....     | 91       |
| SSPSTAT (Synchronous Serial Port Status) .....     | 90       |
| STATUS (Arithmetic Status) .....                   | 19       |
| T1CON (Timer1 Control) .....                       | 74       |
| T2CON (Timer2 Control) .....                       | 82       |
| TXSTA (Transmit Status and Control) .....          | 99       |
| WDTCON (Watchdog Timer Control) .....              | 144      |
| Reset .....  | 131, 134 |
| Brown-out Reset (BOR). See Brown-out Reset (BOR).  |          |
| MCLR Reset. See MCLR.                              |          |
| Power-on Reset (POR). See Power-on Reset (POR).    |          |
| Reset Conditions for All Registers .....           | 137      |
| Reset Conditions for PCON Register .....           | 137      |
| Reset Conditions for Program Counter .....         | 137      |
| Reset Conditions for STATUS Register .....         | 137      |
| WDT Reset. See Watchdog Timer (WDT).               |          |
| Revision History .....                             | 217      |
| RP0 Bit .....                                      | 13       |
| RP1 Bit .....                                      | 13       |

## S

|   |               |
|---|---------------|
| SCI. See AUSART                             |               |
| SCL .....                                   | 95            |
| Serial Communication Interface. See AUSART. |               |
| Slave Mode                                  |               |
| SCL .....                                   | 95            |
| SDA .....                                   | 95            |
| Sleep .....                                 | 131, 134, 147 |
| Software Simulator (MPLAB SIM) .....        | 161           |
| SPBRG Register .....                        | 17            |
| Special Event Trigger .....                 | 122           |
| Special Features of the CPU .....           | 131           |
| Special Function Registers .....            | 16            |
| Special Function Registers (SFRs) .....     | 16            |
| SPI   |               |
| Associated Registers .....                  | 92            |
| Serial Clock .....                          | 89            |
| Serial Data In .....                        | 89            |
| Serial Data Out .....                       | 89            |
| Slave Select .....                          | 89            |
| SSP   |               |
| ACK .....                                   | 95            |
| I <sup>2</sup> C                            |               |
| I <sup>2</sup> C Operation .....            | 94            |
| SSPADD Register .....                       | 17            |
| SSPBUF Register .....                       | 16            |
| SSPCON Register .....                       | 16            |
| SSPOV .....                                 | 91            |
| SSPOV Bit .....                             | 95            |
| SSPSTAT Register .....                      | 17            |
| Stack .....                                 | 27            |
| Overflows .....                             | 27            |
| Underflow .....                             | 27            |

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscent Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, SQL, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2002-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769416

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949 ==**

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*