

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f88-e-p

Pin Diagrams (Cont'd)




TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 2	Bank 2										
100h ⁽²⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	26, 135
101h	TMR0	Timer0 Mc	dule Registe	er						xxxx xxxx	69
102h ⁽²⁾	PCL	Program C	Program Counter's (PC) Least Significant Byte							0000 0000	135
103h ⁽²⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
104h ⁽²⁾	FSR	Indirect Da	ata Memory A	Address Poin	iter					xxxx xxxx	135
105h	WDTCON	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	142
106h	PORTB					hen read (PIC hen read (PIC				xxxx xxxx	58
107h	_	Unimplem	ented							_	_
108h	_	Unimplem	ented							_	_
109h	_	Unimplem	ented							_	_
10Ah ^(1,2)	PCLATH	_		-	Write Buffer	for the Upper	5 bits of the F	Program Cou	unter	0 0000	135
10Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	19, 69, 77
10Ch	EEDATA	EEPROM/	EEPROM/Flash Data Register Low Byte								34
10Dh	EEADR	EEPROM/	EEPROM/Flash Address Register Low Byte								34
10Eh	EEDATH	— — EEPROM/Flash Data Register High Byte							xx xxxx	34	
10Fh	EEADRH	_	-	-	_	EEPROM/Fla	ash Address F	Register High	n Byte	xxxx	34
Bank 3											
180h ⁽²⁾	INDF	Addressing	g this location	n uses conte	nts of FSR to	address data	memory (not	a physical r	egister)	0000 0000	135
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	18, 69
182h ⁽²⁾	PCL	Program C	Counter (PC)	Least Signif	ficant Byte					0000 0000	135
183h ⁽²⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
184h ⁽²⁾	FSR	Indirect Da	ata Memory A	Address Poin	ter					xxxx xxxx	135
185h	_	Unimplem	ented							_	_
186h	TRISB	PORTB Da	ata Direction	Register						1111 1111	58, 83
187h	_	Unimplem	ented							_	_
188h	_	Unimplem	ented							_	_
189h	_	Unimplem	ented							_	_
18Ah ^(1,2)	PCLATH	_	-	1	Write Buffer	for the Upper	5 bits of the F	Program Cou	unter	0 0000	135
18Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	19, 69, 77
18Ch	EECON1	EEPGD	_		FREE	WRERR	WREN	WR	RD	xx x000	28, 34
18Dh	EECON2	EEPROM	Control Regi	ster 2 (not a	physical regi	ster)					34
18Eh	_	Reserved,	maintain cle	ar						0000 0000	_
18Fh	_	Reserved,	maintain cle	ar						0000 0000	_

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8>, whose contents are transferred to the upper byte of the program counter.
 - 2: These registers can be addressed from any bank.
 - 3: RA5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.
 - 4: PIC16F88 device only.

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x

Note:

bit 7 bit 0

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 **PEIE:** Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 **TMR0IE:** TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTOIE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTOIF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

FIGURE 5-2: BLOCK DIAGRAM OF RA3/AN3/VREF+/C1OUT PIN




FIGURE 5-3: BLOCK DIAGRAM OF RA2/AN2/CVREF/VREF- PIN





FIGURE 5-7: BLOCK DIAGRAM OF RA7/OSC1/CLKI PIN



NOTES:

10.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISB<4,1> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse:

- a) The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The Overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit, BF, is cleared by reading the SSPBUF register while bit, SSPOV, is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I²C specification, as well as the requirement of the SSP module, are shown in timing parameter #100 and parameter #101.

10.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The Buffer Full bit, BF, is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) – on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit Address mode is as follows, with steps 7-9 for slave transmitter:

- Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this will clear bit UA.
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- Receive first (high) byte of address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

10.3.1.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON<6>), is set.

An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

10.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB4/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then, pin RB4/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7).

TABLE 11-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF ⁽¹⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	AUSART	Transmit	Data Reg	ister					0000 0000	0000 0000
8Ch	PIE1	_	ADIE ⁽¹⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	Baud Rate Generator Register								0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

FIGURE 11-9: SYNCHRONOUS TRANSMISSION





FIGURE 11-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



11.4.2 AUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a synchronous slave reception, follow these steps:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 11-13: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF ⁽¹⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	AUSART	Receive	Data Regi	ster					0000 0000	0000 0000
8Ch	PIE1	_	ADIE ⁽¹⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register									0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

COMF	Complement f	GOTO	Unconditional Branch	
Syntax:	[label] COMF f,d	Syntax:	[label] GOTO k	
Operands:	$0 \le f \le 127$	Operands:	$0 \leq k \leq 2047$	
	d ∈ [0,1]	Operation:	$k \rightarrow PC < 10:0>$,	
Operation:	$(f) \rightarrow (destination)$		$PCLATH<4:3> \rightarrow PC<12:11>$	
Status Affected:	Z	Status Affected:	None	
Description:	The contents of register 'f' are complemented. If 'd' = 0, the result is stored in W. If 'd' = 1, the result is stored back in register 'f'.	Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.	

DECF	Decrement f	INCF	Increment f
Syntax:	[label] DECF f,d	Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) - 1 \rightarrow (destination)$	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	Decrement register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) $-1 \rightarrow$ (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 Tcy instruction.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 TCY instruction.

17.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

17.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

17.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

17.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

17.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial) (Continued)

PIC16LF		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC16F8	7/88 strial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended								
Param No.	Device	Тур	Max	Units		Condi	tions			
	Supply Current (IDD)(2,3)									
	All devices	1.8	2.3	mA	-40°C					
		1.6	2.2	mA	+25°C	VDD = 4.0V				
		1.3	2.2	mA	+85°C		5 00 MH-			
	All devices	3.0	4.2	mA	-40°C		Fosc = 20 MHz (HS Oscillator)			
		2.5	4.0	mA	+25°C		(110 Coomator)			
		2.5	4.0	mA	+85°C	VUU ≅ 5.0V				
	Extended devices	3.0	5.0	mA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
 - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial) (Continued)

PIC16LF (Indu		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial								
PIC16F8	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended									
Param No.	Device	Тур	Max	Units		Condi	tions			
	Supply Current (IDD) ^(2,3)									
	PIC16LF87/88	.950	1.3	mA	-40°C					
		.930	1.2	mA	+25°C	VDD = 3.0V				
		.930	1.2	mA	+85°C		FOSC = 8 MHz (RC_RUN mode, Internal RC Oscillator)			
	All devices	1.8	3.0	mA	-40°C	_				
		1.7	2.8	mA	+25°C	VDD = 5.0V				
		1.7	2.8	mA	+85°C	VDD = 3.0 V				
	Extended devices	2.0	4.0	mA	+125°C					
	PIC16LF87/88	9	13	μΑ	-10°C					
		9	14	μΑ	+25°C	VDD = 2.0V				
		11	16	μΑ	+70°C					
	PIC16LF87/88	12	34	μΑ	-10°C	_	Fosc = 32 kHz			
		12	31	μА	+25°C	VDD = 3.0V	(SEC_RUN mode,			
		14	28	μА	+70°C		Timer1 as clock)			
	All devices	20	72	μΑ	-10°C					
		20	65	μΑ	+25°C	VDD = 5.0V				
		25	59	μА	+70°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

1. TppS2ppS

18.5 **Timing Parameter Symbology**

The timing parameter symbols have been created using one of the following formats:

2. TppS		4. Ts	(I ² C specifications only)
T			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
pp			
СС	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (High-impedance)	V	Valid

3. Tcc:st

(I²C specifications only)

High-impedance

High

Low

Bus free Tcc:st (I²C specifications only)

output access

Low

I²C only AA

BUF

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

Ζ

High

Low

FIGURE 18-3: LOAD CONDITIONS




FIGURE 18-9: CAPTURE/COMPARE/PWM TIMINGS (CCP1)




TABLE 18-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 Input Low Time	No Prescaler		0.5 Tcy + 20	_	_	ns	
			With Prescaler	PIC16 F 87/88	10	_	_	ns	
				PIC16 LF 87/88	20	_	_	ns	
51*	TccH	CCP1 Input High Time	No Prescaler		0.5 Tcy + 20	_	_	ns	
			With Prescaler	PIC16 F 87/88	10	_	_	ns	
				PIC16 LF 87/88	20	_	_	ns	
52*	TccP	CCP1 Input Perio	od		3 Tcy + 40 N	_	_	ns	N = prescale value (1, 4 or 16)
53*	TccR	CCP1 Output Rise Time		PIC16 F 87/88	_	10	25	ns	
				PIC16 LF 87/88	_	25	50	ns	
54*	TccF	CCP1 Output Fall Time		PIC16 F 87/88	_	10	25	ns	
				PIC16 LF 87/88	_	25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-13: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 300 pF, +25°C)





FIGURE 19-14: \triangle IPD TIMER1 OSCILLATOR, -10°C TO +70°C (SLEEP MODE, TMR1 COUNTER DISABLED)



TMR1 Overflow Interrupt Enable (TMR1IE Bit)22	P	
TMR2 to PR2 Match Interrupt Enable (TMR2IE Bit)22	Packaging Information2	07
Interrupts, Flag Bits	Marking	
A/D Converter Interrupt Flag (ADIF Bit)23	Paging, Program Memory	
AUSART Receive Interrupt Flag (RCIF Bit)23	PCL Register 16, 17,	
AUSART Transmit Interrupt Flag (TXIF Bit)23	PCLATH Register	
CCP1 Interrupt Flag (CCP1IF Bit)23	PCON Register	
Comparator Interrupt Flag (CMIF Bit)25	BOR Bit	
EEPROM Write Operation Interrupt Flag (EEIF Bit)25	POR Bit	
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 21, 142	PIE1 Register	
Oscillator Fail Interrupt Flag (OSFIF Bit)25	ADIE Bit	
RB0/INT Flag (INT0IF Bit)21	CCP1IE Bit	
Synchronous Serial Port (SSP) Interrupt Flag (SSPIF Bit)	RCIE Bit	
23	SSPIE Bit	
TMR0 Overflow Flag (TMR0IF Bit)142	TMR1IE Bit	
TMR1 Overflow Interrupt Flag (TMR1IF Bit)23	TMR2IE Bit	
TMR2 to PR2 Interrupt Flag (TMR2IF Bit)23	TXIE Bit	
INTRC Modes	PIE2 Register	
Adjustment40	CMIE Bit	
L	EEIE Bit	
_	OSFIE Bit	
Loading of PC27	Pinout Descriptions	
Low Voltage ICSP Programming150	PIC16F87/88	10
M	PIR1 Register	
	ADIF Bit	
Master Clear (MCLR)	CCP1IF Bit	
MCLR Reset, Normal Operation134, 137	RCIF Bit	
MCLR Reset, Sleep134, 137	SSPIF Bit	
Operation and ESD Protection	TMR1IF Bit	
Memory Organization	TMR2IF Bit	
Data Memory13	TXIF Bit	
Program Memory13	PIR2 Register	
Microchip Internet Web Site	CMIF Bit	
MPLAB ASM30 Assembler, Linker, Librarian160	EEIF Bit	
MPLAB Integrated Development Environment Software .159	OSFIF Bit	
MPLAB PM3 Device Programmer	POP	
MPLAB REAL ICE In-Circuit Emulator System161	POR. See Power-on Reset.	
MPLINK Object Linker/MPLIB Object Librarian160	PORTA	10
0	Associated Register Summary	
	PORTA Register	
Opcode Field Descriptions151	PORTB	
OPTION_REG Register INTEDG Bit	Associated Register Summary	
PS2:PS0 Bits	PORTB Register16,	
	Pull-up Enable (RBPU Bit)	
PSA Bit	RB0/INT Edge Select (INTEDG Bit)	20
RBPU Bit	RB0/INT Pin, External1	
TOCS Bit	RB2/SDO/RX/DT Pin100, 1	
TOSE Bit	RB5/SS/TX/CK Pin1	00
OSCCON Register	RB7:RB4 Interrupt-on-Change1	
Oscillator Configuration	RB7:RB4 Interrupt-on-Change Enable (RBIE Bit) 1	
ECIO	RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 21, 1	
EXTRC136	TRISB Register	
HS37, 136	Postscaler, WDT	•
INTIO1	Assignment (PSA Bit)	20
INTIO2	Rate Select (PS2:PS0 Bits)	
INTRC	Power-Down Mode. See Sleep.	
LP37, 136	Power-Managed Modes	45
RC	RC_RUN	
RCIO	SEC_RUN	
XT37, 136	SEC_RUN/RC_RUN to Primary Clock Source	
Oscillator Control Register	Power-on Reset (POR) 131, 134, 135, 1	
Modifying IRCF Bits	POR Status (POR Bit)	
Oscillator Delay upon Power-up, Wake-up and Clock Switch-	Power Control (PCON) Register 1	
ing	Power-Down (PD Bit)	
Oscillator Start-up Timer (OST)	Time-out (TO Bit)	
Oscillator Switching	Power-up Timer (PWRT)131, 1	
OSCTUNE Register17	1 34137 up 1111101 (1 **1111)	-

STATUS Register		Timing Diagrams	
C Bit	19	A/D Conversion	. 191
DC Bit	19	Asynchronous Master Transmission	105
IRP Bit	19	Asynchronous Master Transmission (Back to Back)	105
PD Bit	19, 134	Asynchronous Reception	. 106
RP Bits	19	Asynchronous Reception with Address Byte First	
TO Bit	19, 134	Asynchronous Reception with Address Detect	
Z Bit	19	AUSART Synchronous Receive (Master/Slave)	
Synchronous Master Reception		AUSART Synchronous Transmission (Master/Slave	
Associated Registers	112	189	,
Synchronous Master Transmission		Brown-out Reset	181
Associated Registers	111	Capture/Compare/PWM (CCP1)	
Synchronous Serial Port (SSP)		CLKO and I/O	
Overview		External Clock	
SPI Mode		Fail-Safe Clock Monitor	
	09		
Synchronous Slave Reception	444	I ² C Bus Data	
Associated Registers	114	I ² C Bus Start/Stop Bits	
Synchronous Slave Transmission		I ² C Reception (7-Bit Address)	
Associated Registers	113	I ² C Transmission (7-Bit Address)	
Т		Primary System Clock After Reset (EC, RC, INTRC)	
		Primary System Clock After Reset (HS, XT, LP)	49
T1CKPS0 Bit		PWM Output	86
T1CKPS1 Bit		Reset, Watchdog Timer, Oscillator Start-up Timer	and
T1CON Register	16	Power-up Timer	. 181
T1OSCEN Bit	74	Slow Rise Time (MCLR Tied to Vdd Through RC	Net-
T1SYNC Bit	74	work)	. 140
T2CKPS0 Bit	82	SPI Master Mode	93
T2CKPS1 Bit	82	SPI Master Mode (CKE = 0, SMP = 0)	. 184
T2CON Register	16	SPI Master Mode (CKE = 1, SMP = 1)	
Tad	120	SPI Slave Mode (CKE = 0)	
Time-out Sequence		SPI Slave Mode (CKE = 1)	
Timer0		Switching to SEC_RUN Mode	
Associated Registers		Synchronous Reception (Master Mode, SREN)	
Clock Source Edge Select (T0SE Bit)		Synchronous Transmission	
Clock Source Select (TOCS Bit)			
External Clock		Synchronous Transmission (Through TXEN)	
		Time-out Sequence on Power-up (MCLR Tied to	
Interrupt		Through Pull-up Resistor)	
Operation		Time-out Sequence on Power-up (MCLR Tied to	
Overflow Enable (TMR0IE Bit)		Through RC Network): Case 1	
Overflow Flag (TMR0IF Bit)		Time-out Sequence on Power-up (MCLR Tied to	
Overflow Interrupt		Through RC Network): Case 2	. 139
Prescaler		Timer0 and Timer1 External Clock	. 182
T0CKI	70	Timer1 Incrementing Edge	75
Timer1	73	Transition Between SEC_RUN/RC_RUN and Prir	mary
Associated Registers	79	Clock	48
Capacitor Selection	77	Two-Speed Start-up Mode	. 145
Counter Operation	75	Wake-up from Sleep via Interrupt	
Operation	73	XT, HS, LP, EC and EXTRC to RC_RUN Mode	
Operation in Asynchronous Counter Mode		Timing Parameter Symbology	
Reading and Writing		Timing Requirements	
Operation in Synchronized Counter Mode		A/D Conversion	101
Operation in Timer Mode		AUSART Synchronous Receive	
Oscillator		AUSART Synchronous Transmission	
Oscillator Layout Considerations			
•		Capture/Compare/PWM (CCP1)	
Prescaler		CLKO and I/O	
Resetting Timer1 Register Pair		External Clock	
Resetting Timer1 Using a CCP Trigger Output		I ² C Bus Data	
Use as a Real-Time Clock		I ² C Bus Start/Stop Bits	
Timer2		Reset, Watchdog Timer, Oscillator Start-up Timer, F	
Associated Registers		er-up Timer and Brown-out Reset	. 181
Output	81	SPI Mode	. 186
Postscaler	81	Timer0 and Timer1 External Clock	. 182
Prescaler	81	TMR0 Register16	
Prescaler and Postscaler	81	TMR1CS Bit	
		TMR1H Register	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2002-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769416

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.